Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 3 / 3
Mrchipguy
User Rank
Rookie
re: ARM rates FDSOI process as "good technology"
Mrchipguy   2/6/2013 3:57:45 PM
NO RATINGS
SOI industry talk has been going on for 20 years without commercial success. AMD dropping SOI due to high cost, design IP, and no chip level advantage FD-SOI has the same issues - high cost issue: (single supplier), - Physical design IP not compatible (ESD ckts, poor high voltage devices, limited and DRC restrictions on multi threashold devices)

krisi
User Rank
CEO
re: ARM rates FDSOI process as "good technology"
krisi   2/6/2013 3:18:42 PM
NO RATINGS
thank you Giorgio...interesting comments about hybridization zone...would you (or STM in general) be interested to describe FD-SOI technology for the upcoming Semiconductor Devices book I am editing? kris.iniewski@gmail.com

Adele.Hars
User Rank
Rookie
re: ARM rates FDSOI process as "good technology"
Adele.Hars   2/6/2013 7:15:44 AM
NO RATINGS
@resistion & Kresearch - FD-SOI scales to 10nm -- see http://www.eetimes.com/electronics-news/4403224/FDSOI-roadmap-renames-20-nm-node-as-14-nm. @Kresearch - wafer capacity is in place -- see http://www.advancedsubstratenews.com/2012/12/the-transition-to-fully-depleted/. @the_floating_gate re: cost/yield -- see Handel Jones showing *major* savings w/FD-SOI (who btw presented at the Common Platform Technology Forum yesterday) http://www.advancedsubstratenews.com/2012/11/ibs-study-concludes-fd-soi-most-cost-effective-technology-choice-at-28nm-and-20nm/

the_floating_ gate
User Rank
Rookie
re: ARM rates FDSOI process as "good technology"
the_floating_ gate   2/6/2013 5:28:32 AM
NO RATINGS
Ciao Giorgio SOI wafers/substrates are significantly more expensive compared to bulk. On the other hand SOI requires less capex because the wafers are preimplanted requiring less equipment at fab level. It's a trade off between fix cost versus variable cost. If you can improve yields very quickly SOI is promising - if not you're wasting very expensive silicon. It's a trade off and Bohr said they were looking closely at both ... SOI and bulk...and he also did not exclude that some chipmakers might come out with SOI approach... BTW I spent lots of time in Agrate (when it was still SGS) as well in Grenoble (Thompson) and of course I love Catania - hey a fab in Sicily - who can ask for more. Good luck

Cesana
User Rank
Rookie
re: ARM rates FDSOI process as "good technology"
Cesana   2/6/2013 3:32:40 AM
NO RATINGS
Thank you Kris for your question about design portability. 28nm FD-SOI technology adopts the same design rules as ISDA 28LP HKMG gate-first process, with minor changes and some incremental addition for the FD-SOI specific constructs (like the rules for the hybridation zone, allowing the integration of bulk "hybrid" devices in the FD-SOI technology). The PDK include scripts for automatic porting of schematics and layouts, easing the porting job. Of course, digital libraries will need to be re-extracted and recharacterized, while analog blocks will require to be readjusted/ retuned because of the different electrical performances of FD-SOI technology. Giorgio Cesana, STMicroelectronics

resistion
User Rank
CEO
re: ARM rates FDSOI process as "good technology"
resistion   2/6/2013 12:29:55 AM
NO RATINGS
FDSOI out of gas at 14 nm?

Kresearch
User Rank
Rookie
re: ARM rates FDSOI process as "good technology"
Kresearch   2/5/2013 11:32:46 PM
NO RATINGS
It is kind of same dilemma like DUV immersion. When down to 14nm, both of them will be out of gas. How come foundry would pump in resources for this temporary solution which extend for 2 generations? Besides, SOI wafer capacity(Soitec)and Technology(ST)would be roadblockers for proliferation.

krisi
User Rank
CEO
re: ARM rates FDSOI process as "good technology"
krisi   2/5/2013 5:41:34 PM
NO RATINGS
"The physical IP we need to create is essentially the same [as for bulk CMOS]." - this can't be true. Layout and DRC rules are bound to be different. Is there any way to automatically transfer the layout data from bulk CMOS to FD SOI? I doubt it

<<   <   Page 3 / 3


Most Recent Comments
Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Tired Old iPad 2 vs. Shiny New iPad Air 2
Max Maxfield
6 comments
I remember when the first iPad came out deep in the mists of time we used to call 2010. Actually, that's only four years ago, but it seems like a lifetime away -- I mean; can you remember ...

<b><a href=Betajet">

The Circle – The Future's Imperfect in the Present Tense
Betajet
5 comments
The Circle, a satirical, dystopian novel published in 2013 by San Francisco-based writer Dave Eggers, is about a large, very powerful technology company that combines aspects of Google, ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...