Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 3 / 4   >   >>
rick merritt
User Rank
Author
re: GloFo, Samsung in race to 14nm
rick merritt   2/6/2013 6:52:25 PM
NO RATINGS
I am assuming NXE is the ASML immersion litho system. At 20 nm Patton said folks need to start doing double patterning. Beyond that they are pulling out all the stops to minimize the need for triple and quad patterning.

the_floating_ gate
User Rank
Author
re: GloFo, Samsung in race to 14nm
the_floating_ gate   2/6/2013 6:21:40 PM
NO RATINGS
This would explain why TSMC sticks with 16nm rather 14nm. I believe back in July during ASML CC ASML stated that foundries face additional challenge compared to IDM due to design rules / (aggressive) shrinkfactor and the conclusion from what I recall was that foundries would need EUV @14nm. I believe they also stated that DRAM people would be first in adopting EUV.

resistion
User Rank
Author
re: GloFo, Samsung in race to 14nm
resistion   2/6/2013 5:28:33 PM
NO RATINGS
The NXE resolution spec is 22 nm, 16 nm at best. Not 7 nm.

OtisTD
User Rank
Author
re: GloFo, Samsung in race to 14nm
OtisTD   2/6/2013 4:47:59 PM
NO RATINGS
Surprised the article didn't mention DSA prominently (directed self assembly)- they spent some time on that as well and that can reduce the need for double/triple/quadruple patterning as well. That is one area where IBM has made some real advances. But I don't recall seeing any litho roadmap slide- no. And to their credit (contrary to your impression) they don't seem to be following blindly the Intel roadmap. K. Kuhn and M. Bohr have been touting tunnel FETs and Ge/III-V channels lately. IBM basically dismissed those solutions and said Si nanowire followed by carbon nanotubes is how they think it will go.

OtisTD
User Rank
Author
re: GloFo, Samsung in race to 14nm
OtisTD   2/6/2013 4:39:40 PM
NO RATINGS
Oh and P.S. "everyone thought" 100nm was the limit at one time as well. I have yet to hear Intel, IBM, Samsung, TSMC or any IDM/Foundry say there is any hard limit in the foreseeable future. The limit will come from economics, not physics- it will just get too expensive to stay on Moore's law at some point.

OtisTD
User Rank
Author
re: GloFo, Samsung in race to 14nm
OtisTD   2/6/2013 4:35:22 PM
NO RATINGS
Fully depleted technologies like FDSOI and FinFET use undoped channels- so basically zero dopants, except for the source and drain. Of course there may be some doping of Fins for various reasons in the early implementations, but ultimately it will be undoped channels. And junctionless transistors have been demonstrated as well if you are worried about the S/D doping.

the_floating_ gate
User Rank
Author
re: GloFo, Samsung in race to 14nm
the_floating_ gate   2/6/2013 4:24:33 PM
NO RATINGS
I am wondering if Samsung/Gloflo "roadmap" was backed up by a manufacturing/litho roadmap. I clicked on the slides - one said 14nm on track... I would imagine being a customer you would want to now what process you actually use before taping it out? ASML mentioned that foundry process would require EUV @14nm - I am curious why TSMC selected 16nm FinFet as next generation following 20nm planar. "It’s not clear how much chip designers will demand the 14 nm FinFET process which carries significant costs and marginal advantages over a coming 20 nm node." Shouldn't they figure this out? I get impression they just follow blindly Intel roadmap. The 20 nm node is the first to require double patterning, a cost adder. The 14 nm node is essentially a 20 nm process with FinFETs, another cost, said IBM’s Patton. That comes from an "IBMer" - makes me scratch my head - imagine you are a potential customer and you evaluate TSMC, Gloflo and Samsung. which one would you pick?

rick merritt
User Rank
Author
re: GloFo, Samsung in race to 14nm
rick merritt   2/6/2013 4:03:10 PM
NO RATINGS
Why not?

krisi
User Rank
Author
re: GloFo, Samsung in race to 14nm
krisi   2/6/2013 3:38:34 PM
NO RATINGS
7nm??? that is beyond 10nm that everyone thought is the end of scaling...how many dopants are left in MOSFET at this scale? five? ;-)

resistion
User Rank
Author
re: GloFo, Samsung in race to 14nm
resistion   2/6/2013 2:10:00 PM
NO RATINGS
"The companies said they now expect EUV will not be ready until the 7-nm node." NXE can't do 7 nm either.

<<   <   Page 3 / 4   >   >>


Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
5G LTE is on the way. These systems will require more ...
Protecting sensitive electronic circuitry from voltage ...
09:45
Watch as a web server authenticates or rejects a water ...
Protecting sensitive electronic circuitry from voltage ...
Watch as a web server authenticates or rejects a water ...
Protecting sensitive electronic circuitry from voltage ...
Power can be a gating factor in success or failure of ...
Get to market faster and connect your next product to the ...
00:44
See how microQSFP is setting a new standard for tomorrow’s ...
The LTC3649 step-down regulator combines key features of a ...
Once the base layer of a design has been taped out, making ...
In this short video we show an LED light demo to ...
The LTC2380-24 is a versatile 24-bit SAR ADC that combines ...
In this short video we show an LED light demo to ...
02:46
Wireless Power enables applications where it is difficult ...
07:41
LEDs are being used in current luxury model automotive ...
With design sizes expected to increase by 5X through 2020, ...
01:48
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...