Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 3 / 4   >   >>
any1
User Rank
CEO
re: GloFo, Samsung in race to 14nm
any1   2/6/2013 7:36:42 PM
NO RATINGS
NXE is EUV, NXT is 193 nm immmersion. I think it's a little early to spend much time thinking about 7 nm node today. But if we only have the currently expected EUV technology, we would have to use double patterning.

rick merritt
User Rank
Author
re: GloFo, Samsung in race to 14nm
rick merritt   2/6/2013 6:54:01 PM
NO RATINGS
I plan a separate slideshow using several foils on DSA and other double patterning tricks Patton talked about. Stay tuned.

rick merritt
User Rank
Author
re: GloFo, Samsung in race to 14nm
rick merritt   2/6/2013 6:52:25 PM
NO RATINGS
I am assuming NXE is the ASML immersion litho system. At 20 nm Patton said folks need to start doing double patterning. Beyond that they are pulling out all the stops to minimize the need for triple and quad patterning.

the_floating_ gate
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
the_floating_ gate   2/6/2013 6:21:40 PM
NO RATINGS
This would explain why TSMC sticks with 16nm rather 14nm. I believe back in July during ASML CC ASML stated that foundries face additional challenge compared to IDM due to design rules / (aggressive) shrinkfactor and the conclusion from what I recall was that foundries would need EUV @14nm. I believe they also stated that DRAM people would be first in adopting EUV.

resistion
User Rank
Manager
re: GloFo, Samsung in race to 14nm
resistion   2/6/2013 5:28:33 PM
NO RATINGS
The NXE resolution spec is 22 nm, 16 nm at best. Not 7 nm.

OtisTD
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
OtisTD   2/6/2013 4:47:59 PM
NO RATINGS
Surprised the article didn't mention DSA prominently (directed self assembly)- they spent some time on that as well and that can reduce the need for double/triple/quadruple patterning as well. That is one area where IBM has made some real advances. But I don't recall seeing any litho roadmap slide- no. And to their credit (contrary to your impression) they don't seem to be following blindly the Intel roadmap. K. Kuhn and M. Bohr have been touting tunnel FETs and Ge/III-V channels lately. IBM basically dismissed those solutions and said Si nanowire followed by carbon nanotubes is how they think it will go.

OtisTD
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
OtisTD   2/6/2013 4:39:40 PM
NO RATINGS
Oh and P.S. "everyone thought" 100nm was the limit at one time as well. I have yet to hear Intel, IBM, Samsung, TSMC or any IDM/Foundry say there is any hard limit in the foreseeable future. The limit will come from economics, not physics- it will just get too expensive to stay on Moore's law at some point.

OtisTD
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
OtisTD   2/6/2013 4:35:22 PM
NO RATINGS
Fully depleted technologies like FDSOI and FinFET use undoped channels- so basically zero dopants, except for the source and drain. Of course there may be some doping of Fins for various reasons in the early implementations, but ultimately it will be undoped channels. And junctionless transistors have been demonstrated as well if you are worried about the S/D doping.

the_floating_ gate
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
the_floating_ gate   2/6/2013 4:24:33 PM
NO RATINGS
I am wondering if Samsung/Gloflo "roadmap" was backed up by a manufacturing/litho roadmap. I clicked on the slides - one said 14nm on track... I would imagine being a customer you would want to now what process you actually use before taping it out? ASML mentioned that foundry process would require EUV @14nm - I am curious why TSMC selected 16nm FinFet as next generation following 20nm planar. "Itís not clear how much chip designers will demand the 14 nm FinFET process which carries significant costs and marginal advantages over a coming 20 nm node." Shouldn't they figure this out? I get impression they just follow blindly Intel roadmap. The 20 nm node is the first to require double patterning, a cost adder. The 14 nm node is essentially a 20 nm process with FinFETs, another cost, said IBMís Patton. That comes from an "IBMer" - makes me scratch my head - imagine you are a potential customer and you evaluate TSMC, Gloflo and Samsung. which one would you pick?

rick merritt
User Rank
Author
re: GloFo, Samsung in race to 14nm
rick merritt   2/6/2013 4:03:10 PM
NO RATINGS
Why not?

<<   <   Page 3 / 4   >   >>


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Donít 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
3 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
19 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
39 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
144 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)