Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 4   >   >>
resistion
User Rank
CEO
re: GloFo, Samsung in race to 14nm
resistion   6/12/2013 11:52:33 PM
NO RATINGS
All indications are Intel will use multiple patterning without EUV for 10 nm. The other foundries will likely follow.

resistion
User Rank
CEO
re: GloFo, Samsung in race to 14nm
resistion   6/12/2013 3:57:19 PM
NO RATINGS
http://www.theregister.co.uk/2013/05/29/euv_lithography_still_out_there/

nannasin28
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
nannasin28   4/7/2013 8:32:31 AM
NO RATINGS
These are real physics problems we have to solve.http://www.hqew.net

nannasin28
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
nannasin28   3/19/2013 7:17:12 AM
NO RATINGS
it would be essential to integrate design and manufacturing. http://www.hqew.net

resistion
User Rank
CEO
re: GloFo, Samsung in race to 14nm
resistion   2/12/2013 1:47:24 AM
NO RATINGS
DRAM companies already moving on to 2x nm, so they're not waiting for EUV either.

help.fulguy
User Rank
Manager
re: GloFo, Samsung in race to 14nm
help.fulguy   2/11/2013 11:33:07 PM
NO RATINGS
Bunch of losers. Ages behind Intel.

resistion
User Rank
CEO
re: GloFo, Samsung in race to 14nm
resistion   2/9/2013 2:21:27 PM
NO RATINGS
It can't be gate length anymore but it might be fin CD.

Plasmon
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
Plasmon   2/9/2013 12:39:59 PM
NO RATINGS
"7nm" is the name of the node, not the CD needed to print. See ITRS roadmap or Wikipedia for details. Thanks

michigan0
User Rank
Manager
re: GloFo, Samsung in race to 14nm
michigan0   2/8/2013 7:40:17 AM
NO RATINGS
Scalability of the planer bulk technology ends at 28nm because world major foundries; TSMC, Samsung, GlobalFoundries, and UMC all get on to Intel’s FinFET bandwagon after falling behind Intel. They all plan to introduce FDFinFETs at 14nm node in 2014, skipping the 22nm, at the same time of Intel’s 14nm introduction. The foundries schedule looks unrealistic, and planed aggressively not to behind falling too far behind Intel. It leaves IBM being the only major company adopting FDSOI scaled to 10nm. For 22nm FDSOI about 6nm SOI thickness is required to suppress transistor leakage current, while for 22nm FDFinFET the fin width as large as 22nm is required to suppress the transistor leakage current. In my opinion that is the main reason why Intel’s 22nm FinFETs are in high volume manufacturing today for more than a year, but 22nm FDSOI is not. For 14nm FDSOI about 4nm SOI is required while for 14nm FinFETs the fin width as large as 14nm is required to suppress transistor leakage currents. Thus, FDFinFETs show large advantages in manufacturability as transistor is scaled. Soitec can deliver today only the 28nm SOI wafers with 12nm SOI and 25nm buried oxide. Skim

Diogenes53
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
Diogenes53   2/8/2013 3:46:36 AM
NO RATINGS
Some of us have been saying for years that the pursuit of x-ray lithography, whether hard x-ray (~1nm) or soft x-ray (~13nm), a.k.a. EUV, was a supreme waste of millions of man-hours and billions of dollars. There were source/mask/resist issues 25 years ago, and there are source/mask/resist issues today. The pursuit of shiny penny alternatives continued, each of them with source, mask, and/or resist issues. The latest distraction is direct self-assembly. Good luck with that. Meanwhile, the choice was clear: shut down Moore's Law and its replenishable pot of gold, or extend optical. If optical was to be extended beyond what most folks thought possible, it would be essential to integrate design and manufacturing, which would result is the re-integration of the disaggregated semiconductor industry, and consequently, the ultimate supremacy of the old-fashioned IDM. Wonder if EUV/x-ray will be ready at 500 angstroms? Let's see: how large will the OPC features be. Or is that XPC?

Page 1 / 4   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Creating a Vetinari Clock Using Antique Analog Meters
Max Maxfield
55 comments
As you may recall, the Mighty Hamster (a.k.a. Mike Field) graced my humble office with a visit a couple of weeks ago. (See All Hail the Mighty Hamster.) While he was here, Hamster noticed ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)