Breaking News
Comments
Oldest First | Newest First | Threaded View
Page 1 / 4   >   >>
yalanand
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
yalanand   2/6/2013 11:33:40 AM
NO RATINGS
So industry is already thinking about 7nm ? How far we can shrink the transistor ? I think we are approaching the limit and soon companies will start building new architecture's to enhance the performance instead of worry about shrinking the transistor.

resistion
User Rank
CEO
re: GloFo, Samsung in race to 14nm
resistion   2/6/2013 2:10:00 PM
NO RATINGS
"The companies said they now expect EUV will not be ready until the 7-nm node." NXE can't do 7 nm either.

krisi
User Rank
CEO
re: GloFo, Samsung in race to 14nm
krisi   2/6/2013 3:38:34 PM
NO RATINGS
7nm??? that is beyond 10nm that everyone thought is the end of scaling...how many dopants are left in MOSFET at this scale? five? ;-)

rick merritt
User Rank
Author
re: GloFo, Samsung in race to 14nm
rick merritt   2/6/2013 4:03:10 PM
NO RATINGS
Why not?

the_floating_ gate
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
the_floating_ gate   2/6/2013 4:24:33 PM
NO RATINGS
I am wondering if Samsung/Gloflo "roadmap" was backed up by a manufacturing/litho roadmap. I clicked on the slides - one said 14nm on track... I would imagine being a customer you would want to now what process you actually use before taping it out? ASML mentioned that foundry process would require EUV @14nm - I am curious why TSMC selected 16nm FinFet as next generation following 20nm planar. "Itís not clear how much chip designers will demand the 14 nm FinFET process which carries significant costs and marginal advantages over a coming 20 nm node." Shouldn't they figure this out? I get impression they just follow blindly Intel roadmap. The 20 nm node is the first to require double patterning, a cost adder. The 14 nm node is essentially a 20 nm process with FinFETs, another cost, said IBMís Patton. That comes from an "IBMer" - makes me scratch my head - imagine you are a potential customer and you evaluate TSMC, Gloflo and Samsung. which one would you pick?

OtisTD
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
OtisTD   2/6/2013 4:35:22 PM
NO RATINGS
Fully depleted technologies like FDSOI and FinFET use undoped channels- so basically zero dopants, except for the source and drain. Of course there may be some doping of Fins for various reasons in the early implementations, but ultimately it will be undoped channels. And junctionless transistors have been demonstrated as well if you are worried about the S/D doping.

OtisTD
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
OtisTD   2/6/2013 4:39:40 PM
NO RATINGS
Oh and P.S. "everyone thought" 100nm was the limit at one time as well. I have yet to hear Intel, IBM, Samsung, TSMC or any IDM/Foundry say there is any hard limit in the foreseeable future. The limit will come from economics, not physics- it will just get too expensive to stay on Moore's law at some point.

OtisTD
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
OtisTD   2/6/2013 4:47:59 PM
NO RATINGS
Surprised the article didn't mention DSA prominently (directed self assembly)- they spent some time on that as well and that can reduce the need for double/triple/quadruple patterning as well. That is one area where IBM has made some real advances. But I don't recall seeing any litho roadmap slide- no. And to their credit (contrary to your impression) they don't seem to be following blindly the Intel roadmap. K. Kuhn and M. Bohr have been touting tunnel FETs and Ge/III-V channels lately. IBM basically dismissed those solutions and said Si nanowire followed by carbon nanotubes is how they think it will go.

resistion
User Rank
CEO
re: GloFo, Samsung in race to 14nm
resistion   2/6/2013 5:28:33 PM
NO RATINGS
The NXE resolution spec is 22 nm, 16 nm at best. Not 7 nm.

the_floating_ gate
User Rank
Rookie
re: GloFo, Samsung in race to 14nm
the_floating_ gate   2/6/2013 6:21:40 PM
NO RATINGS
This would explain why TSMC sticks with 16nm rather 14nm. I believe back in July during ASML CC ASML stated that foundries face additional challenge compared to IDM due to design rules / (aggressive) shrinkfactor and the conclusion from what I recall was that foundries would need EUV @14nm. I believe they also stated that DRAM people would be first in adopting EUV.

Page 1 / 4   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
4 comments
An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely unfamiliar. ...

Max Maxfield

What's the Best Traveling Toolkit?
Max Maxfield
23 comments
A few years ago at a family Christmas party, I won a pocket knife as part of a "Dirty Santa" game. This little scamp was a Buck 730 X-Tract. In addition to an incredibly strong and sharp ...

Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Donít 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
10 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
42 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Top Comments of the Week
Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)