Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
dimopep
User Rank
Freelancer
re: Stitch and ship will sink your chip every time
dimopep   2/17/2013 12:28:22 PM
NO RATINGS
The complexity of today’s SoC simply doesn’t allow for stitch & ship mentality. In fact verification teams nowadays spend much more time at the higher integration levels. This can be easily recognized in the numerous heterogeneous prototyping environment, e.g. virtual prototypes coupled with FPGA platforms, and the amount of testing performed prior and after tapeout. There certainly is a difference between consumer electronics and military, but every SoC team who wants to be successful has to obey the facts and schedule accordingly.

TomA Breker
User Rank
Rookie
re: Stitch and ship will sink your chip every time
TomA Breker   2/15/2013 7:08:50 PM
NO RATINGS
Many of our customers have horror stories to tell about previous SoC projects with silicon bugs that should have been caught before fabrication. Of course we can't share those stories and offer "proof" that there is a stitch-and-ship mentality at work. I would say that most verification engineers understand the risk this practice entails but are given neither the schedule nor the resources to do anything better.

resistion
User Rank
CEO
re: Stitch and ship will sink your chip every time
resistion   2/15/2013 6:11:42 PM
NO RATINGS
Take a look at Qualcomm Snapdragon - they have been successful at sampling. Are they guilty of stitch and ship? Can we assume they did the system level checks, before sampling.

resistion
User Rank
CEO
re: Stitch and ship will sink your chip every time
resistion   2/15/2013 11:38:14 AM
NO RATINGS
I guess I would like to see proof that there is widespread neglect of system level verification with the resulting dire consequences.

RajkumarKadam
User Rank
Rookie
re: Stitch and ship will sink your chip every time
RajkumarKadam   2/15/2013 10:01:39 AM
NO RATINGS
Excellent article, yes there is this stupid mentality that if the IP's are proven you can get a chip taped out in 2-3 months, without really giving thought on the integration. I feel that ASIC engineering has now become more system oriented which needs more system level thinking, as most of the blocks are available in some or the other form of RTL IP. But what is lacking is acceptance of the same, and lack of ASIC engineers understanding the systems. It is high time that software engineers work very closely with hardware engineers on SOC, for sure success.

resistion
User Rank
CEO
re: Stitch and ship will sink your chip every time
resistion   2/15/2013 2:57:17 AM
NO RATINGS
There must be some full-chip simulation software out there today. Why would it not be used? Too expensive? Not yet fully developed or calibrated?

vapats
User Rank
Rookie
re: Stitch and ship will sink your chip every time
vapats   2/14/2013 12:27:25 AM
NO RATINGS
Thanks for this excellent and thoughtful article, Maheen; I hope that newcomers to our profession are paying attention. All too often, I see a "lego-block" mentality, that neglects the reality of total system integration... until sober reality bites you in the butt!

old account Frank Eory
User Rank
Rookie
re: Stitch and ship will sink your chip every time
old account Frank Eory   2/13/2013 2:10:17 PM
NO RATINGS
I sincerely hope that not many SoC teams are practicing stitch & ship. To say it is a recipe for disaster is stating the obvious. Every system requires system engineering and verification against clear requirements.

resistion
User Rank
CEO
re: Stitch and ship will sink your chip every time
resistion   2/12/2013 1:21:28 PM
NO RATINGS
It's easy to discuss but hard to practice. Sometimes you'll only catch the most insidious things after it's been fabricated under the most reasonable assumptions and out in the field for some time. So the practice of sampling needs to be established.

Oneppm
User Rank
Rookie
re: Stitch and ship will sink your chip every time
Oneppm   2/11/2013 4:49:07 PM
NO RATINGS
This is a very timely article. I think that SOC development teams will be slower to embrace this than the emerging 3D/SIP development teams. To help the 3D movement, I recently embraced a new Conference being sponsored by the IPC, the IPC ESTC which has been created to help bring the bridges of knowledge from the chips to the systems closer together. Phil Marcoux

Page 1 / 2   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Creating New Faceplates for Antique Analog Meters
Max Maxfield
40 comments
I've currently got a couple of hobby projects on the go that feature the use of antique analog meters. For example, there's my Inamorata Prognostication Engine and its companion, the ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)