Design Con 2015
Breaking News
Comments
Rchandta1
User Rank
Rookie
re: Stitch and ship will sink your chip every time
Rchandta1   2/9/2013 5:46:46 AM
NO RATINGS
Excellent assessment. Chip people needs to look at the application. This is the mantra since the beginning of time. But it is getting more and more urgent. System integration in DoD is good example. It has been there because there is a single customer - DoD. They know exactly what they want. System integrators too, sort of, know what customer wants. I think the chip industry needs to look beyond the chip engineering. End applications consist of multi-physics system. There need to be top-down engineering consisting of multi-disciplinary engineering, like DoD system development.

Oneppm
User Rank
Rookie
re: Stitch and ship will sink your chip every time
Oneppm   2/11/2013 4:49:07 PM
NO RATINGS
This is a very timely article. I think that SOC development teams will be slower to embrace this than the emerging 3D/SIP development teams. To help the 3D movement, I recently embraced a new Conference being sponsored by the IPC, the IPC ESTC which has been created to help bring the bridges of knowledge from the chips to the systems closer together. Phil Marcoux

resistion
User Rank
CEO
re: Stitch and ship will sink your chip every time
resistion   2/12/2013 1:21:28 PM
NO RATINGS
It's easy to discuss but hard to practice. Sometimes you'll only catch the most insidious things after it's been fabricated under the most reasonable assumptions and out in the field for some time. So the practice of sampling needs to be established.

resistion
User Rank
CEO
re: Stitch and ship will sink your chip every time
resistion   2/15/2013 6:11:42 PM
NO RATINGS
Take a look at Qualcomm Snapdragon - they have been successful at sampling. Are they guilty of stitch and ship? Can we assume they did the system level checks, before sampling.

old account Frank Eory
User Rank
Rookie
re: Stitch and ship will sink your chip every time
old account Frank Eory   2/13/2013 2:10:17 PM
NO RATINGS
I sincerely hope that not many SoC teams are practicing stitch & ship. To say it is a recipe for disaster is stating the obvious. Every system requires system engineering and verification against clear requirements.

vapats
User Rank
Rookie
re: Stitch and ship will sink your chip every time
vapats   2/14/2013 12:27:25 AM
NO RATINGS
Thanks for this excellent and thoughtful article, Maheen; I hope that newcomers to our profession are paying attention. All too often, I see a "lego-block" mentality, that neglects the reality of total system integration... until sober reality bites you in the butt!

resistion
User Rank
CEO
re: Stitch and ship will sink your chip every time
resistion   2/15/2013 2:57:17 AM
NO RATINGS
There must be some full-chip simulation software out there today. Why would it not be used? Too expensive? Not yet fully developed or calibrated?

rkadam
User Rank
Rookie
re: Stitch and ship will sink your chip every time
rkadam   2/15/2013 10:01:39 AM
NO RATINGS
Excellent article, yes there is this stupid mentality that if the IP's are proven you can get a chip taped out in 2-3 months, without really giving thought on the integration. I feel that ASIC engineering has now become more system oriented which needs more system level thinking, as most of the blocks are available in some or the other form of RTL IP. But what is lacking is acceptance of the same, and lack of ASIC engineers understanding the systems. It is high time that software engineers work very closely with hardware engineers on SOC, for sure success.

resistion
User Rank
CEO
re: Stitch and ship will sink your chip every time
resistion   2/15/2013 11:38:14 AM
NO RATINGS
I guess I would like to see proof that there is widespread neglect of system level verification with the resulting dire consequences.

TomA Breker
User Rank
Rookie
re: Stitch and ship will sink your chip every time
TomA Breker   2/15/2013 7:08:50 PM
NO RATINGS
Many of our customers have horror stories to tell about previous SoC projects with silicon bugs that should have been caught before fabrication. Of course we can't share those stories and offer "proof" that there is a stitch-and-ship mentality at work. I would say that most verification engineers understand the risk this practice entails but are given neither the schedule nor the resources to do anything better.

dimopep
User Rank
Freelancer
re: Stitch and ship will sink your chip every time
dimopep   2/17/2013 12:28:22 PM
NO RATINGS
The complexity of today’s SoC simply doesn’t allow for stitch & ship mentality. In fact verification teams nowadays spend much more time at the higher integration levels. This can be easily recognized in the numerous heterogeneous prototyping environment, e.g. virtual prototypes coupled with FPGA platforms, and the amount of testing performed prior and after tapeout. There certainly is a difference between consumer electronics and military, but every SoC team who wants to be successful has to obey the facts and schedule accordingly.



Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Want to Present a Paper at ESC Boston 2015?
Max Maxfield
1 Comment
I tell you, I need more hours in each day. If I was having any more fun, there would have to be two of me to handle it all. For example, I just heard that I'm going to be both a speaker ...

Martin Rowe

No 2014 Punkin Chunkin, What Will You Do?
Martin Rowe
Post a comment
American Thanksgiving is next week, and while some people watch (American) football all day, the real competition on TV has become Punkin Chunkin. But there will be no Punkin Chunkin on TV ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
9 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Martin Rowe

Book Review: Controlling Radiated Emissions by Design
Martin Rowe
1 Comment
Controlling Radiated Emissions by Design, Third Edition, by Michel Mardiguian. Contributions by Donald L. Sweeney and Roger Swanberg. List price: $89.99 (e-book), $119 (hardcover).