Breaking News
Comments
Oldest First | Newest First | Threaded View
Page 1 / 2   >   >>
double-o-nothing
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
double-o-nothing   2/19/2013 10:06:03 AM
NO RATINGS
The 18 nm hp holes show large non-uniformity and the 13 nm hp lines much roughness. The end result is not just ASML's optics, it's also the resist and the mask blank defects. It's also interesting they still need multiple patterning to extend EUV's usability. Also, I'm pretty sure no one uses wire bends anymore at such small scales.

resistion
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
resistion   2/19/2013 10:14:15 AM
NO RATINGS
ASML promised 70 WPH @ 15 mJ/cm2, but what if that dose is not enough? What if need 60? They cannot ever be the cost-effective solution.

greenpattern
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
greenpattern   2/19/2013 11:37:37 AM
NO RATINGS
The first slide showed power fluctuations of more than 10% - is that normal?

resistion
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
resistion   2/19/2013 1:30:56 PM
NO RATINGS
"..no one uses wire bends anymore..." It's true, layouts would be almost entirely cut lines.

kjdsfkjdshfkdshfvc
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
kjdsfkjdshfkdshfvc   2/19/2013 2:34:39 PM
NO RATINGS
Wow, I just learned me something. http://bit.ly/dI3hcF

Alex33
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
Alex33   2/19/2013 6:07:13 PM
NO RATINGS
Not at metal1. Every node a few more restrictions creep in, but it is nothing close to unidirectional. You won't get enough pin placements in the std cells without allowing 2D designs.

any1
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
any1   2/20/2013 1:24:53 AM
NO RATINGS
EUV missed insertion at 14 nm for Intel and I've heard before that Intel thinks 10nm is possible without EUV. Where does that leave TSMC, GLOFO, and Samsung? Will Intel gap them by another node before EUV is ready?

resistion
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
resistion   2/20/2013 1:58:18 AM
NO RATINGS
Bi-directional M1 is commonly practiced but not necessary. In fact, given EUV's inherent X-Y asymmetry, unidirectional will always be lithographically preferred.

InVT
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
InVT   2/20/2013 4:50:16 PM
NO RATINGS
I'm guessing if they develop a pellicle process they are going to have to bring it up well above 60W.

pica0
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
pica0   2/21/2013 2:05:32 PM
NO RATINGS
Any energy consumption estimations?

Page 1 / 2   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Steve Wozniak Reacts to Latest iPhone
Max Maxfield
4 comments
Funnily enough, just a few days ago as I pen these words, I was chatting with my wife (Gina the Gorgeous) when she informed me that -- as a kid -- she had never played at making a ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)