Design Con 2015
Breaking News
Comments
double-o-nothing
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
double-o-nothing   2/19/2013 10:06:03 AM
NO RATINGS
The 18 nm hp holes show large non-uniformity and the 13 nm hp lines much roughness. The end result is not just ASML's optics, it's also the resist and the mask blank defects. It's also interesting they still need multiple patterning to extend EUV's usability. Also, I'm pretty sure no one uses wire bends anymore at such small scales.

resistion
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
resistion   2/19/2013 1:30:56 PM
NO RATINGS
"..no one uses wire bends anymore..." It's true, layouts would be almost entirely cut lines.

Alex33
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
Alex33   2/19/2013 6:07:13 PM
NO RATINGS
Not at metal1. Every node a few more restrictions creep in, but it is nothing close to unidirectional. You won't get enough pin placements in the std cells without allowing 2D designs.

resistion
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
resistion   2/20/2013 1:58:18 AM
NO RATINGS
Bi-directional M1 is commonly practiced but not necessary. In fact, given EUV's inherent X-Y asymmetry, unidirectional will always be lithographically preferred.

resistion
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
resistion   2/19/2013 10:14:15 AM
NO RATINGS
ASML promised 70 WPH @ 15 mJ/cm2, but what if that dose is not enough? What if need 60? They cannot ever be the cost-effective solution.

greenpattern
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
greenpattern   2/19/2013 11:37:37 AM
NO RATINGS
The first slide showed power fluctuations of more than 10% - is that normal?

kjdsfkjdshfkdshfvc
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
kjdsfkjdshfkdshfvc   2/19/2013 2:34:39 PM
NO RATINGS
Wow, I just learned me something. http://bit.ly/dI3hcF

any1
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
any1   2/20/2013 1:24:53 AM
NO RATINGS
EUV missed insertion at 14 nm for Intel and I've heard before that Intel thinks 10nm is possible without EUV. Where does that leave TSMC, GLOFO, and Samsung? Will Intel gap them by another node before EUV is ready?

resistion
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
resistion   2/26/2013 2:10:53 AM
NO RATINGS
SPIE Keynote from Intel showed EUV out at 10 nm (still in pilot), with only 193 nm extension being used for production at 2H 2015.

InVT
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
InVT   2/20/2013 4:50:16 PM
NO RATINGS
I'm guessing if they develop a pellicle process they are going to have to bring it up well above 60W.

pica0
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
pica0   2/21/2013 2:05:32 PM
NO RATINGS
Any energy consumption estimations?

de_la_rosa
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
de_la_rosa   2/21/2013 4:21:15 PM
NO RATINGS
I wonder if those resolution results are representative for high throughput conditions. They are flogging a dead horse!

Diogenes53
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
Diogenes53   2/22/2013 1:53:04 AM
NO RATINGS
Bring on angstroms! The horse died when the name was changed from soft x-ray projection lithography to EUV. Who says words don't matter.

resistion
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
resistion   2/23/2013 10:26:30 PM
NO RATINGS
Why did they present this at ISSCC? The conference is about circuits and designs, not about devices and processes, don't even mention lithography!

double-o-nothing
User Rank
Rookie
re: ISSCC: ASML says EUV best option at 10nm
double-o-nothing   2/24/2013 1:24:48 AM
NO RATINGS
SPIE Advanced Lithography this week is where the updates on lithography happen.

resistion
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
resistion   6/13/2013 5:02:45 AM
NO RATINGS
The SPIE material is publicly available: http://www.asml.com/doclib/investor/presentations/2013/asml_20130228_EUV_presentation_SPIE_public.pdf

resistion
User Rank
CEO
re: ISSCC: ASML says EUV best option at 10nm
resistion   6/13/2013 5:24:54 AM
NO RATINGS
The 2D feature resolution is still not beating 22 nm and roughness about 15% of that. Photon shot noise is not negligible anymore.



Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Analog Faceplate Design Decisions: Art or Science?
Max Maxfield
1 Comment
My degree is in Control Engineering -- a core of math with "surrounding subjects" of electronics, mechanics, and hydraulics and fluidics. The only official programming I did as part of ...

Jolt Judges and Andrew Binstock

Jolt Awards: The Best Books
Jolt Judges and Andrew Binstock
1 Comment
As we do every year, Dr. Dobb's recognizes the best books of the last 12 months via the Jolt Awards -- our cycle of product awards given out every two months in each of six categories. No ...

Engineering Investigations

Air Conditioner Falls From Window, Still Works
Engineering Investigations
3 comments
It's autumn in New England. The leaves are turning to red, orange, and gold, my roses are in their second bloom, and it's time to remove the air conditioner from the window. On September ...

David Blaza

The Other Tesla
David Blaza
5 comments
I find myself going to Kickstarter and Indiegogo on a regular basis these days because they have become real innovation marketplaces. As far as I'm concerned, this is where a lot of cool ...