Breaking News
Comments
Newest First | Oldest First | Threaded View
AKH0
User Rank
Author
re: London Calling: FDSOI clocks at 3GHz
AKH0   2/22/2013 2:10:33 AM
NO RATINGS
SOITEC provides 12nm wafers because they are asked to. It's not that they are limited to 12nm and manufacturers have to take the extra burden of thinning the wafer to the desired thickness. You need a few nm as a part of STI formation (so-called padox) and a few nm for thick oxide devices and HK gate pre-clean. All these steps are precise oxidation steps that have been used in in the industry for many years to form the gate oxide (which has been by far the most uniform process step in ic manufacturing).

michigan0
User Rank
Author
re: London Calling: FDSOI clocks at 3GHz
michigan0   2/21/2013 1:21:07 AM
NO RATINGS
IBM invented PDSOI, FDSOI, and E (extremely)T (thin) SOI technologies over twenty years of time period. PDSOI was very successful products. IBM and its SOI Consortium have spent enormous resources and efforts for volume manufacture of FDSOI and ETSOI including UTBB, but have not been successful. No FDSOI is manufactured at any node even today or the 22nm era. The major reason is for the 28 node a 7nm and for 22nm node 5.5nm extremely thin channel ETSOI are required to suppress the transistor leakage current or short channel effects. However, such ultra-thin 7nm and 5.5 nm ETSOI can’t be manufactured by Soitec. What Soitec can deliver today is 28nm SOI wafers with minimum channel thickness of 12nm and 25nm buried oxide. Therefore, STM’s repeated claims to have advantages over planar bulk CMOS and FinFETs in performance, power consumption and manufacturability are not justified because the 28nm planar bulk is in high volume manufacturing over 3 years and Intel’s FinFETs are also in high volume manufacturing for almost 2 years, but STM’s FDSOI is not manufactured yet and not likely. STM’s 28nm wafer process sounds like etching back 5nm silicon from the 12nm silicon film to obtain a final 7nm. My question is such an extremely thin 5nm silicon can be etched back to obtain a final 7nm uniformly and reliably across the 300mm wafer in volume manufacturing. It sounds like a test chip or test wafer process. The published 7nm and 6nm data is test chip or test wafer data. STM claims it is qualified for production.



Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Radio
LATEST ARCHIVED BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.

Brought to you by:

Like Us on Facebook
Special Video Section
In this short video we show an LED light demo to ...
The LTC2380-24 is a versatile 24-bit SAR ADC that combines ...
In this short video we show an LED light demo to ...
02:46
Wireless Power enables applications where it is difficult ...
07:41
LEDs are being used in current luxury model automotive ...
With design sizes expected to increase by 5X through 2020, ...
01:48
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...
See the Virtex® UltraScale+™ FPGA with 32.75G backplane ...