The lowest TDP Sandy bridge and corresponding performance is about same as lowest TDP of haswell and its corresponding performance. It can be found in published data that the 22 nm finfet transition took more of a performance hit in order to reduce power.
The current one is 17W. The new one is down to 13W. More interesting will be the E5 10 core chips at 70W. It will be possible to get 4 of these in a 1U chassis. That's 40 2.5+ GHz cores, 80 hyper-threads, with at least Ivy Bridge performance levels, and at least half a TB of DRAM in a 1U. It is interesting. It is not clear to me that the ARM and Atom server chips will win here. Better performance per Watt is important, but only as long as it can maintain the same or better performance per volume unit. If a 2U space of ARM or Atom chips is needed to run as many VMs as a 1U of E5s, then which really costs less?
It is interesting that the new E3 power ranges from 17W, 45W to 87W. They must be really hand-picking the 17W parts because the true power seems to be in the 60W range. Wonder how much yield they can get for the low power part.
A Book For All Reasons Bernard Cole1 Comment Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...