Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 3   >   >>
resistion
User Rank
CEO
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
resistion   6/2/2013 9:43:50 AM
NO RATINGS
EUV source wall-plug power is 0.5 megawatt. Crazy. http://semimd.com/watts/2013/03/14/cymer’s-euv-team-has-an-exciting-few-months/

double-o-nothing
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
double-o-nothing   5/5/2013 2:12:07 AM
NO RATINGS
"Even if EUV hits its targets, the 10nm node also requires use of self-aligning techniques with immersion lithography to minimize the need for EUV to just some critical layers. TSMC also is developing a so-called G-rule that automates the tricky process of handling color conflicts in double patterning." It would be implied that no EUV layers would be best otherwise why all the trouble with the double patterning.

resistion
User Rank
CEO
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
resistion   5/4/2013 2:34:19 PM
NO RATINGS
God also gave electrons mean free paths, so I doubt EUV or E-beam are the intended windows for lithography. http://www.google.com.tw/imgres?imgurl=http://www.virginia.edu/ep/SurfaceScience/mfp-luth.GIF&imgrefurl=http://www.virginia.edu/ep/SurfaceScience/diffract.html&h=1306&w=1760&sz=44&tbnid=QKsyadnm5B9OOM:&tbnh=92&tbnw=124&prev=/search%3Fq%3Delectron%2Bmean%2Bfree%2Bpath%26tbm%3Disch%26tbo%3Du&zoom=1&q=electron+mean+free+path&usg=__bB9cU--iCG-n29qsTr83sRrdjcg=&docid=jwiPBTm96sPScM&sa=X&ei=RRuFUdKrEM2jkQXxsYH4Cg&ved=0CDsQ9QEwAw&dur=156

resistion
User Rank
CEO
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
resistion   5/4/2013 5:22:58 AM
NO RATINGS
Optical is not ending, there's perseverance there as well.

Mickey.Taiwan
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
Mickey.Taiwan   5/4/2013 4:12:19 AM
NO RATINGS
God closes a door (optical lithography), he opens a widow for those who are with perseverance. It takes time and let's see.

Diogenes53
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
Diogenes53   4/21/2013 4:27:15 PM
NO RATINGS
Burn Lin should have retired as the Holy Father of Immersion, basically saving an industry which made another obviously foolish bet on X-ray lithography (oh, sorry: EUV lithography) and while saving us from a 157nm black hole. The trouble with such success is it can breed hubris. Lin's E-beam direct write has had a similar history to X-ray. The end of optical seems around the corner, billions are spent on alternatives, all fail; now, the end of optical seems even closer, so the failures are renamed (EUV and maskless), more resources are wasted, but Mother Nature doesn't pay attention to marketing-created name-changes. Refocusing from X-ray to EBDW means instead of the overwhelming challenges of source, resist, and mask/blank, we have the overwhelming challenges of source, resist, throughput, and data path.

NichiconLF
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
NichiconLF   4/21/2013 7:29:14 AM
NO RATINGS
I am not sure... http://www.xbitlabs.com/news/mobile/display/20130320235000_Nvidia_Reveals_Kayla_Platform_for_Developers_of_GPU_Accelerated_ARM_Applications.html

rick merritt
User Rank
Author
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
rick merritt   4/17/2013 9:00:09 PM
NO RATINGS
Have they announced that? What's your source?

the_floating_ gate
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
the_floating_ gate   4/16/2013 4:23:19 AM
NO RATINGS
Who does direct write? ASML bought SVG and ASML killed it. Direct write goes back to Eaton? SUMMARY OF THE INVENTION An object of the present invention is to provide an improved electron beam lithography method for creating an exposure pattern having unprecedented resolution in an electron sensitive surface. This is accomplished in accordance with this invention by patternwise treating an electron sensitive surface to a high resolution pattern of low-energy electrons rather than high-energy electrons. ....... When the separation between the pointed electrode and the surface being treated is less than about 1 nm, the electron clouds of the atoms at the apex of the pointed electrode and at the surface opposite the apex touch, and a tunnel current path is established between the apex of the pointed electrode and the surface. When the separation is more than about 3 nm, electrons must leave the pointed source via field emission. When the separation is between about 1 and 3 nm, both current effects are experienced. In any case, the area of the surface receiving the electrons has a diameter roughly equal to the distance between the point source of the electrons and the target surface.

Dolphin7835
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
Dolphin7835   4/15/2013 5:39:44 AM
NO RATINGS
IEEE Computer Society of Santa Clara Valley has a 2 day symposium April 18-19, where the Friday is focussing on FinFET. http://www.eda.org/edps/

Page 1 / 3   >   >>


Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Tired Old iPad 2 vs. Shiny New iPad Air 2
Max Maxfield
8 comments
I remember when the first iPad came out deep in the mists of time we used to call 2010. Actually, that's only four years ago, but it seems like a lifetime away -- I mean; can you remember ...

<b><a href=Betajet">

The Circle – The Future's Imperfect in the Present Tense
Betajet
5 comments
The Circle, a satirical, dystopian novel published in 2013 by San Francisco-based writer Dave Eggers, is about a large, very powerful technology company that combines aspects of Google, ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...