Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 3   >   >>
Diogenes53
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
Diogenes53   4/14/2013 11:48:25 PM
NO RATINGS
Let's see: EUV in 2015 at 10nm or ebeam direct write? Balanced budget or universal health care in 2015? Jacksonville Jaguars or Kansas City Chiefs in the 2015 Super Bowl?

Diogenes53
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
Diogenes53   4/14/2013 11:33:07 PM
NO RATINGS
Is 0 not enough?

blacklighting
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
blacklighting   4/14/2013 11:04:32 PM
NO RATINGS
my manager just came back from a visit with all the foundries. His report called all the post 20nm work (finfet, EUV, 450mm ) as "power point". EUV being the best examples. .....still fundamental physic uncertainty but TSMC, GF have it on roadmap for 2015 production. most of our future designs will be targeted to the last moore's law node "28nn"

the_floating_ gate
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
the_floating_ gate   4/14/2013 5:47:29 AM
NO RATINGS
Nvidia will move to globalfoundries for 14nm xm.... Good for NVDA.... I suppose Intel is not interested in NVDA business... there goes another major TSMC customer

NichiconLF
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
NichiconLF   4/13/2013 4:27:10 AM
NO RATINGS
Nvidia will move to globalfoundries for 14nm xm

the_floating_ gate
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
the_floating_ gate   4/13/2013 2:29:40 AM
NO RATINGS
TSMC goal/objective for 2013 is to increase 28nm HKMG / 28 SiON to more than 50% , NVDA is delayed because they can't get 28nm HKMG wafers!!! TSMC FinFet = 20 nm design rules = muted die shrink this is the real world

skyhawk2
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
skyhawk2   4/12/2013 9:11:22 PM
NO RATINGS
The key question here is will Morris Change lasts until 2015. Interesting time ahead for TSMC.

Jack.L
User Rank
CEO
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
Jack.L   4/12/2013 4:55:24 PM
NO RATINGS
RobDinsmore, what customers want to start running and what may be technical/economically feasible are not always in line. I liked their 2017 wafer start projection "if we keep growing". Moore's law may apply to chip features, but I don't think it applies to companies ... though continuous unsupported growth has often been in business models... till they fail.

RobDinsmore
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
RobDinsmore   4/12/2013 4:19:05 PM
NO RATINGS
This kind of explains TSMC's recent push. What I don't understand in all this is the 4 years they project for 450 immersion. Why will it take so long if there are customers that want to start running 450 wafers in 2015?

the_floating_ gate
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
the_floating_ gate   4/12/2013 2:39:48 AM
NO RATINGS
bunch of hyping - some very recent quotes from ASML (UBS Technology conference) "we are starting this later this year" "This is really essential in terms, because if you have this machine on its own, it does overlay accuracy 5-nanometers to 6-nanometers. 5-nanometers to 6-nanometers is not good enough for double-patterning, you need to have something closer to 2-nanometers to have a double-patterning accuracy that allows yields to be acceptable and yields are related to prices wafer prices et cetera, et cetera. So in fact, this is the key, having this is the key to be able to do 20-nanometer processing in production at acceptable cost and we have one major customer who is engaging in this and we are starting this later this year. This was immersion, but immersion, water immersion and double-patterning immersion going to be with us for a long time, you could almost say forever.... The more you start to look into the details where an eagle is it looks like when you go to a 14-nanometer logic design, which they will call 10 or 11 or 9 in terms of nomenclature they also call 20-nanometer 16 and 14 and it’s one big mess in terms of how do you call it. But if you look at it in terms of lithography point of view, 14-nanometer lines which is the next generation. It comes after 20 is awfully, awfully difficult in double-patterning left below multiple-patterning and if at all you are able to do it, you are imposing yourself a lot of design restrictions, limitations and also at significant higher cost.

<<   <   Page 2 / 3   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Dr. Duino Diagnostic Shield Deduces Dilemmas in Arduino Shield Stacks
Max Maxfield
13 comments
As you are probably aware, I'm spending a lot of my free time creating Arduino-based projects, such as my Inamorata Prognostication Engine, my BADASS Display, and my Vetinari Clock.

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)