Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
fmotta
User Rank
Author
re: ARM's low end undercut by Andes core
fmotta   4/19/2013 3:55:47 PM
NO RATINGS
To have a look at their website it appears that they still thinking larger lithography by using clock gating. I do not see power gating mentioned which seems to say that they have not gotten to the current technology in their IP. As anyone who evaluates CPU core technology or chip/SoCs knows it will be difficult for anyone to build the ecosystem needed to challenge ARM (well unless they are Intel). So, I look forward to seeing Andes replace the 8bit systems which can reduce much of strain on those low end chips I cannot be certain that it will replace ARM in the nearer term (unless ARM chooses to ignore the challenge or EOL some current products).

CC VanDorne
User Rank
Author
re: ARM's low end undercut by Andes core
CC VanDorne   4/19/2013 3:40:15 PM
NO RATINGS
This will help 32-bit MCUs take more 8-bit marketshare. That leads to an obvious question: How's Microchip doing these days?

Robotics Developer
User Rank
Author
re: ARM's low end undercut by Andes core
Robotics Developer   4/19/2013 12:16:53 AM
NO RATINGS
I learned of a new core today with this article and was surprised! I thought I knew most of the players but I have to confess to not even knowing anything about Andes until reading about it here. It is nice to be surprised (once in awhile anyway). Thanks for bringing me up to speed!

Patrick Van Oosterwijck
User Rank
Author
re: ARM's low end undercut by Andes core
Patrick Van Oosterwijck   4/18/2013 3:44:21 PM
NO RATINGS
Looks great! It's a good thing to heat up the competition. ARM makes good cores but too many engineers (or their managers) put too much emphasis on "wanting an ARM core". Truth is that with different peripheral sets between ARM chips and compilers taking care of differences between cores, there really isn't much difference between porting code from one ARM chip to another and porting code from an ARM chip to another core, at least for RTOS and bare metal systems that these smaller cores tend to be used for.

rick merritt
User Rank
Author
re: ARM's low end undercut by Andes core
rick merritt   4/18/2013 2:13:35 AM
NO RATINGS
Any Andes users out there? Weigh in on what you think of the new kid on the block.

<<   <   Page 2 / 2


Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Radio
LATEST ARCHIVED BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.

Brought to you by:

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...
Like Us on Facebook
Special Video Section
Once the base layer of a design has been taped out, making ...
In this short video we show an LED light demo to ...
The LTC2380-24 is a versatile 24-bit SAR ADC that combines ...
In this short video we show an LED light demo to ...
02:46
Wireless Power enables applications where it is difficult ...
07:41
LEDs are being used in current luxury model automotive ...
With design sizes expected to increase by 5X through 2020, ...
01:48
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...