Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
resistion
User Rank
Author
re: Samsung hits triple-level-cell NAND flash milestone
resistion   5/8/2013 5:54:47 AM
NO RATINGS
This point hits home when, in the SADP flow, the "spacer dep", "spacer etch" and "mandrel etch" were tagged as separate cost items in the cost stacks. If we applied this to 3D NAND specific process, we would have cost stacks 16 or 32 x higher!

resistion
User Rank
Author
re: Samsung hits triple-level-cell NAND flash milestone
resistion   5/8/2013 12:50:41 AM
NO RATINGS
The processing of 8 or more cycles of device layers cannot be considered the same cost as a single cycle. There is multiplied material consumption as well as processing time. So this 3D cost-effectiveness thinking is self-deceit.

beinglass
User Rank
Author
re: Samsung hits triple-level-cell NAND flash milestone
beinglass   5/7/2013 10:50:20 PM
NO RATINGS
It is an amazing achievement by itself when you look at the SEM picture of a 64 bits wordline and triple level per cell. I think we have a tendency to overlook and take for granted this kind of technology marvel. Next step will be 3D with charge trapping cell where the channel is made out of poly. That will give a huge boost to the NAND density with a relaxed design rules

resistion
User Rank
Author
re: Samsung hits triple-level-cell NAND flash milestone
resistion   5/6/2013 2:54:39 PM
NO RATINGS
It's a game of chicken among the four manufacturers. Who will go quadruple patterning with floating gate, and who will go 3D with charge-trapping. TLC is just to delay this fairly terrifying choice. It's a good topic for a betting pool.

AD2010
User Rank
Author
re: Samsung hits triple-level-cell NAND flash milestone
AD2010   5/6/2013 2:22:30 PM
NO RATINGS
Memory products have low margin of profit so using EUV is not the first option. In the future, NAND memory will go vertical and have 3D structures. 3D structures will have a relaxed pitch and the vertical integration will help increase the memory density.

AD2010
User Rank
Author
re: Samsung hits triple-level-cell NAND flash milestone
AD2010   5/6/2013 2:19:34 PM
NO RATINGS
“MLC to TLC is not doubling…” What matters for the storage is Mbit/ unit area. One method is to use Triple-Level- Cell and the other is to shrink the memory cell and have larger memory density. If error correction and stability can be guaranteed than TLC is a viable option for increasing the density. Of course the endurance is another topic.

resistion
User Rank
Author
re: Samsung hits triple-level-cell NAND flash milestone
resistion   5/6/2013 1:21:49 AM
NO RATINGS
With MOSFETs requiring gate and gate oxide on sidewalls it is not likely there is enough room at ~10 nm hp or below.

Diogenes53
User Rank
Author
re: Samsung hits triple-level-cell NAND flash milestone
Diogenes53   5/5/2013 5:29:00 PM
NO RATINGS
Still no sign of EUV on anyone's horizon. When will multi-multi-multi-patterning become so onerous as to force a cheaper alternative?

double-o-nothing
User Rank
Author
re: Samsung hits triple-level-cell NAND flash milestone
double-o-nothing   5/5/2013 12:51:43 AM
NO RATINGS
From MLC to TLC is not doubling of density they need something like 14 nm instead.

KRS03
User Rank
Author
re: Samsung hits triple-level-cell NAND flash milestone
KRS03   5/2/2013 5:30:42 PM
NO RATINGS
Of course the concept goes back beyond Flash, there were multi-level EEPROM devices well over 10 years ago.

Page 1 / 2   >   >>


Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Most Recent Comments
rick merritt
 
antedeluvian
 
Susan Rambo
 
David Ashton
 
elizabethsimon
 
MeasurementBlues
 
MeasurementBlues
 
David Ashton
 
David Ashton
Most Recent Messages
2/10/2016
8:49:57 PM
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...