I am not guessing.
Silvermount has ivy bridge graphics... (Big Si area) ...and Atom core with out of order execution ( significantly bloats x86 core size.)
We have look at this for smartphone application....I am telling you with certainty that silvermount is NOT going to ship in smartphones at any volume due to cost.
This is simple Intel marketing at it's finest....marketing leadership performance but using a lot of silicon area so its not apples to apples benchmarking
He has a point though, even the current Atom has a much larger die size than its competitors:
This is why there are 4, 5 and even 8-core ARMs but only dual Atoms.
Financial info like this from Bruzzer is too complex for me. But I do believe the issue is not about performance but cost. As mentioned before:
Ask Intel the die size. Intel typically has to be one generation ahead to have same die size. very expensive
Ask Intel about margins.... actually you can deduce them from the 10Q for the group that runs Atom.
If these numbers have anything to do with reality then they are confidential information. Hence, either this is all guess BS, or you are violating your NDA with Intel (which they do not look at kindly, and rightfully so). My guess is that you know nothing and made up these numbers.
You know, Intel has been in the chip business for 40+ years, so one must assume that they understand basics like die size, die cost, gross margin, etc. If I was ARM or TSMC I would be very worried. Intel (not unlike the US) is slow, and certainly does not do the right thing many times, but when it starts moving you better get out of the way.
What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.