Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
docdivakar
User Rank
CEO
re: Exclusive: TSMC plots microelectronics future
docdivakar   5/20/2013 3:14:10 PM
NO RATINGS
Few topic come to mind if there is a follow up to this article with TSMC: -what is TSMC's plan to bring the costs down in 3D IC integration? -why isn't TSMC actively promoting / nurturing ecosystem partners that can perhaps develop cost-effective technologies (such as interposers, cooling technologies, etc) than organic efforts? -is there a product vision / road map for heterogeneous integration? MP Divakar

alex_m1
User Rank
CEO
re: Exclusive: TSMC plots microelectronics future
alex_m1   5/17/2013 12:55:15 AM
NO RATINGS
Since intel use 2.5 integration , which means they can mix and match tech, I wonder why did they used expensive edram instead of cheap commodity dram ?

double-o-nothing
User Rank
Rookie
re: Exclusive: TSMC plots microelectronics future
double-o-nothing   5/15/2013 1:21:56 AM
NO RATINGS
But remember the positive charging.

Chipguy1
User Rank
CEO
re: Exclusive: TSMC plots microelectronics future
Chipguy1   5/14/2013 9:21:28 PM
NO RATINGS
Sure 10nm can be done with ebeam....but at what cost is the right question. Not cost effective for mainstream SOC. moores law roadmap is becomming clearer. 28nm is lowest cost per transistor and where bulk of cost sensitive SOC made

resistion
User Rank
CEO
re: Exclusive: TSMC plots microelectronics future
resistion   5/14/2013 7:35:49 PM
NO RATINGS
Ok thanks. I doubt industry likes sole sourcing a new technology, though.

the_floating_ gate
User Rank
Rookie
re: Exclusive: TSMC plots microelectronics future
the_floating_ gate   5/14/2013 6:22:04 PM
NO RATINGS
Chipmonk - you posted this back in November and you were right on the money. 3D is too costly for low priced SoCs "Haswell is going to be a 2.5 d module with the Level 4 cache chip next to the processor, the chips connected by fine-pitch high-density thin film interconnects on the Si substrate of the module. Will have lots of interconnects, enabling lots of parallelism in memory accesss by multi - core in CPU / SoC. BTW won't be able to stack chips ( true 3D ) because need to take heat out of the 10 watt CPU."

chipmonk0
User Rank
Manager
re: Exclusive: TSMC plots microelectronics future
chipmonk0   5/14/2013 5:23:14 PM
NO RATINGS
TSMC is right in finally accepting that there is a long way to go in terms of design methodology yield improvement etc. before they can hope to use 3D die stacking for jelly - bean like Smart Phones. Since they seem to be putting a lot of their competitive eggs ( vis a vis Intel ? ) into the basket of stacking dissimilar dice by 3D, wish the EE Times reporter had quizzed them on specifics and not let them get away with "motherhood" type statements. Oh well !

R_Colin_Johnson
User Rank
Blogger
re: Exclusive: TSMC plots microelectronics future
R_Colin_Johnson   5/14/2013 2:00:33 AM
NO RATINGS
No, TSMC is still evaluating ASML and KLA Tencor as well.

resistion
User Rank
CEO
re: Exclusive: TSMC plots microelectronics future
resistion   5/13/2013 11:16:41 PM
NO RATINGS
So tsmc locked with Mapper or still evaluating REBL and others?



Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
<b><a href=Betajet">

The Circle – The Future's Imperfect in the Present Tense
Betajet
5 comments
The Circle, a satirical, dystopian novel published in 2013 by San Francisco-based writer Dave Eggers, is about a large, very powerful technology company that combines aspects of Google, ...

Max Maxfield

Recommended Reads From the Engineer's Bookshelf
Max Maxfield
27 comments
I'm not sure if I read more than most folks or not, but I do I know that I spend quite a lot of time reading. I hate to be idle, so I always have a book or two somewhere about my person -- ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...