Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
TanjB
User Rank
Author
re: Intel outlines 3-D NAND transition
TanjB   5/29/2013 2:25:37 AM
NO RATINGS
Hardly seems worth the effort. After all, the Si wafer costs about a dime per sq cm. All the cost is in the masking. If it is going to be that complex to go 3D, hardly seems to have an advantage over just tuning the ability to reliably pattern a classic wafer. All the cost goes into the patterning machinery and using it effectively. Note that the density of the Toshiba chip, 32G cells for 94mm2, implies the cells are about 50 nm x 50 nm, roughly 2.5x the resolution of the lithography.

resistion
User Rank
Author
re: Intel outlines 3-D NAND transition
resistion   5/28/2013 6:51:12 PM
NO RATINGS
Yes, doing the trigonometry, 88.5 degrees is prohibited, for 8 100-nm thick layers, as 40 nm at the bottom would expand out to more than 80 nm at the top.

resistion
User Rank
Author
re: Intel outlines 3-D NAND transition
resistion   5/28/2013 5:29:24 AM
NO RATINGS
Schiltron scheme is mask cost nightmare. Rather wire-bond that many layers as dies.

toom_tabard
User Rank
Author
re: Intel outlines 3-D NAND transition
toom_tabard   5/28/2013 3:36:43 AM
NO RATINGS
It turns out that for vertical channel NAND (such as BiCS and TCAT) the total chip cost is an extremely strong function of the taper angle and the vertical gate pitch. If you want to see cost response surfaces for these, check out the study I made at: http://www.schiltron.com/PDF_files/Schiltron_VC_NAND_VG_NAND_cost_study_final.pdf This shows that any taper angle more than a few tenths of a degree away from vertical (thus Mr. Esfarjani's "precisely 89.8 degrees" comment) leads to a technology that is uneconomical and that can be undercut by other 3D approaches. It also shows that lithography is of secondary importance compared to taper angle and vertical gate pitch (thus the "not limited by lithography" comment). The close-to-90-degree taper angle required for any cost advantage results in challenging etch and fill steps in manufacturing. It really does look like a classic silicon "conservation of misery" taking shape. Instead of the classic 2D NAND challenges, we see other extremely difficult problems that these manufacturers have to deal with.

resistion
User Rank
Author
re: Intel outlines 3-D NAND transition
resistion   5/27/2013 9:39:21 PM
NO RATINGS
Frankly think 3D NAND late. Why 1 or 2 new litho generations for tunneling-level Lg?

franzChen
User Rank
Author
re: Intel outlines 3-D NAND transition
franzChen   5/27/2013 7:42:34 PM
NO RATINGS
It's kind of spurise for me when I saw "high endurance of 10^5 cycles and higher". NAND has been far away from that spec for a few generations, why intel put that back again in the reliability spec of their 3D NAND?

docdivakar
User Rank
Author
re: Intel outlines 3-D NAND transition
docdivakar   5/27/2013 6:09:32 PM
NO RATINGS
The statement "But a working cell is not enough. You also need high endurance of 10^5 cycles and higher" says a lot! The pBIC technology sounds interesting but until Intel releases die-level reliability test results, all bets are off. MP Divakar

resistion
User Rank
Author
re: Intel outlines 3-D NAND transition
resistion   5/26/2013 12:45:24 AM
NO RATINGS
SanDisk pushed out Toshiba's BICS to 2016 timeframe, unexpectedly.

Tsantes
User Rank
Author
re: Intel outlines 3-D NAND transition
Tsantes   5/25/2013 1:16:19 PM
NO RATINGS
I'm betting on Toshiba to make it economically beneficial.

resistion
User Rank
Author
re: Intel outlines 3-D NAND transition
resistion   5/24/2013 11:39:47 PM
NO RATINGS
SanDisk seems stuck at 19 nm for 2D. http://www.sandisk.com/about-sandisk/press-room/press-releases/2013/sandisk-advances-its-industry-leading-manufacturing-technology/



Most Recent Comments
Susan Rambo
 
MFahmy0
 
cd2012
 
junko.yoshida
 
MikeD95101
 
betajet
 
junko.yoshida
 
Bill_Higdon
 
Tom_C
Radio
LATEST ARCHIVED BROADCAST
Overview: Battle-hardened veterans of the electronics industry have heard of the “connected car” so often that they assume it’s a done deal. But do we really know what it takes to get a car connected and what its future entails? Join EE Times editor Junko Yoshida as she moderates a panel of movers and shakers in the connected car business. Executives from Cisco, Siemens and NXP will share ideas, plans and hopes for connected cars and their future. After the first 30 minutes of the radio show, our listeners will have the opportunity to ask questions via live online chat.
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Special Video Section
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...