Breaking News
Comments
Newest First | Oldest First | Threaded View
TanjB
User Rank
Rookie
re: Intel outlines 3-D NAND transition
TanjB   5/29/2013 2:25:37 AM
NO RATINGS
Hardly seems worth the effort. After all, the Si wafer costs about a dime per sq cm. All the cost is in the masking. If it is going to be that complex to go 3D, hardly seems to have an advantage over just tuning the ability to reliably pattern a classic wafer. All the cost goes into the patterning machinery and using it effectively. Note that the density of the Toshiba chip, 32G cells for 94mm2, implies the cells are about 50 nm x 50 nm, roughly 2.5x the resolution of the lithography.

resistion
User Rank
CEO
re: Intel outlines 3-D NAND transition
resistion   5/28/2013 6:51:12 PM
NO RATINGS
Yes, doing the trigonometry, 88.5 degrees is prohibited, for 8 100-nm thick layers, as 40 nm at the bottom would expand out to more than 80 nm at the top.

resistion
User Rank
CEO
re: Intel outlines 3-D NAND transition
resistion   5/28/2013 5:29:24 AM
NO RATINGS
Schiltron scheme is mask cost nightmare. Rather wire-bond that many layers as dies.

toom_tabard
User Rank
Manager
re: Intel outlines 3-D NAND transition
toom_tabard   5/28/2013 3:36:43 AM
NO RATINGS
It turns out that for vertical channel NAND (such as BiCS and TCAT) the total chip cost is an extremely strong function of the taper angle and the vertical gate pitch. If you want to see cost response surfaces for these, check out the study I made at: http://www.schiltron.com/PDF_files/Schiltron_VC_NAND_VG_NAND_cost_study_final.pdf This shows that any taper angle more than a few tenths of a degree away from vertical (thus Mr. Esfarjani's "precisely 89.8 degrees" comment) leads to a technology that is uneconomical and that can be undercut by other 3D approaches. It also shows that lithography is of secondary importance compared to taper angle and vertical gate pitch (thus the "not limited by lithography" comment). The close-to-90-degree taper angle required for any cost advantage results in challenging etch and fill steps in manufacturing. It really does look like a classic silicon "conservation of misery" taking shape. Instead of the classic 2D NAND challenges, we see other extremely difficult problems that these manufacturers have to deal with.

resistion
User Rank
CEO
re: Intel outlines 3-D NAND transition
resistion   5/27/2013 9:39:21 PM
NO RATINGS
Frankly think 3D NAND late. Why 1 or 2 new litho generations for tunneling-level Lg?

franzChen
User Rank
Rookie
re: Intel outlines 3-D NAND transition
franzChen   5/27/2013 7:42:34 PM
NO RATINGS
It's kind of spurise for me when I saw "high endurance of 10^5 cycles and higher". NAND has been far away from that spec for a few generations, why intel put that back again in the reliability spec of their 3D NAND?

docdivakar
User Rank
Manager
re: Intel outlines 3-D NAND transition
docdivakar   5/27/2013 6:09:32 PM
NO RATINGS
The statement "But a working cell is not enough. You also need high endurance of 10^5 cycles and higher" says a lot! The pBIC technology sounds interesting but until Intel releases die-level reliability test results, all bets are off. MP Divakar

resistion
User Rank
CEO
re: Intel outlines 3-D NAND transition
resistion   5/26/2013 12:45:24 AM
NO RATINGS
SanDisk pushed out Toshiba's BICS to 2016 timeframe, unexpectedly.

Tsantes
User Rank
Manager
re: Intel outlines 3-D NAND transition
Tsantes   5/25/2013 1:16:19 PM
NO RATINGS
I'm betting on Toshiba to make it economically beneficial.

resistion
User Rank
CEO
re: Intel outlines 3-D NAND transition
resistion   5/24/2013 11:39:47 PM
NO RATINGS
SanDisk seems stuck at 19 nm for 2D. http://www.sandisk.com/about-sandisk/press-room/press-releases/2013/sandisk-advances-its-industry-leading-manufacturing-technology/



Most Recent Comments
sw guy
 
GerryWood
 
kerryfido
 
joemacdy
 
GerryWood
 
kerryfido
 
kerryfido
 
allreports
 
markjohnson0072
Most Recent Messages
8/21/2014
6:44:57 AM
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Creating a Vetinari Clock Using Antique Analog Meters
Max Maxfield
26 comments
As you may recall, the Mighty Hamster (a.k.a. Mike Field) graced my humble office with a visit a couple of weeks ago. (See All Hail the Mighty Hamster.) While he was here, Hamster noticed ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)