Embedded Systems Conference
Breaking News
Comments
betajet
User Rank
Author
re: DAC Keynote from James Truchard
betajet   6/19/2013 7:29:51 PM
NO RATINGS
Let me ramble a comment here. First, what the spreadsheet did for financial analysis is that it took a format and techniques that had been used for centuries and automated them, so that people could try different inputs and see the results instantly in place of weeks of error-prone calculations. This was a game changer, but not because it involved new ideas -- it just sped up the application of very old ideas. I've been watching CAD/CAE/DA for a long time, and it does a good job of handling details so that you have a good chance at first-pass silicon and PC boards that either work or are at least usable. However, clever design ideas come from clever design engineers who have lots experience and have learned lots of tricks over their careers. I don't see how this is going to be automated any time soon, except in very restricted domains where you don't need to be clever. IMO hardware and software are very different beasts and require very different mind-sets. With hardware, you try to keep things simple and clever so the hardware will be fast and cheap. With software, you have the luxury of cheap complexity, and relatively few opportunities for parallelism that might speed things up. Automatically converting software into fast, parallel hardware sounds attractive, but IMO it's not going to beat a clever designer who really knows the hardware technology to be used. You'll probably end up with bloated FPGAs instead, which should make FPGA vendors happy because those are the chips with big profit margins. At a talk I saw at the recent Design West, one speaker gave an interesting perspective on the VHDL versus Verilog question. He likes people to design FPGAs in VHDL precisely because it doesn't look like software. He finds that Verilog causes people to think FPGAs are like software and come up with poor designs.



Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Most Recent Comments
andybe
 
Bruzzer
 
Bruzzer
 
CB_EE
 
uv-linkedin
 
CB_EE
 
CB_EE
 
uv-linkedin
 
CB_EE
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...