Building the fab at the time that Flash chips experience some shortage seem to be short sighted. By the time the fab is build you will likely be in excessive inventory situation again. Does anyone care to comment? Kris
I agree that Fab 5 Phase 2 could make, at some point 3D ReRAM components.
I believe that Toshiba referenced 3D memories to cover both 3D NAND and 3D ReRAM. The conventional wisdom, coming from the likes of Toshiba-SanDisk, IMEC, Intel-Micron is that 3D-NAND will precede 3D-ReRAM.
But if you think it will be otherwise please tell.
Toshiba has got the right re-entry in the Flash Battle with 3D Nand Flash, Flash Memory needs has been getting incresed day by day due to replacment of Magnetic Harddisks in PC/Portables. Even entire video industry has got shifted over Flash based media replacing the Tapes. This is really requireing high capacity Flash Drives and 3D Nand Flash is really the right answer to it.
With so much die stacking being used in mobiles, it seems inevitable that at some point, it will be easier to "push a process node" by stacking rather than shrinking. The question is when. The question is how it will be architectured. seem like keeping pieces in testable slabs makes the most sense. Will it make sense to bring BIST engines as a separate slab or stack a separate layer to handle this...
>> With so much die stacking being used in mobiles, it seems inevitable that at some point, it will be easier to "push a process node" by stacking rather than shrinking.
If you look carefully in these die stacking systems, we are not getting the best performance because the software we hope to mine their efficiencies are still sub-optimal. The main problem is not the stacking but embedded software that optimizes them.
If Toshiba doesn't buid more NAND capacity then they will loose market share to someone else who will - probably Samsung. It's a high stakes business and you have to be able to pull the trigger when you think the timing is right.
Samsung actually proposed more options for 3D NAND Flash: TCAT, VSAT and vertical gate. I think they would win any 3D NAND war Toshiba starts.
If such a war can be run, that is. Since the 3D NAND is based on charge trapping in nitride, not floating gate, the nitride charge trapping reliability issues come to fore. The move to charge trapping has not yet preceded the move to 3D-NAND. This technology is still a high-risk technology that has not yet been qualified. Since it cannot prevent charge spreading like floating gate, there is a fundamental issue there.
Blog Doing Math in FPGAs Tom Burke 2 comments For a recent project, I explored doing "real" (that is, non-integer) math on a Spartan 3 FPGA. FPGAs, by their nature, do integer math. That is, there's no floating-point ...