REGISTER | LOGIN
Breaking News
Comments
Newest First | Oldest First | Threaded View
Max The Magnificent
User Rank
Author
When I was a lad...
Max The Magnificent   7/4/2013 11:46:51 AM
NO RATINGS
Every time I look at the design and verification tools of today, I think to myself that it's not-so-long ago that I was designing my first ASICs as gate-level schematics using nothing but pencil-and-paper. No synthesis, simulation, timing analysis, or whatever -- you name it (in design tools) and we didn't have it.

Now I look at the tools of today and they simply blow me away -- and I think that we're still in the "early days" -- I cannot even imagine what the tool landscape will look like in 5, 10, 15, 20... years time...



Most Recent Comments
test_28072017_4@gmail.com
 
Gondalf
 
realjjj
 
Sang-Yun
 
test_17072017_12@testcei.com
 
test_17072017_12@testcei.com
 
test_28072017_3@gmail.com
 
pseudoid
 
test_28072017_2@gmail.com
Most Recent Messages
7/28/2017
7:20:23 AM
Like Us on Facebook