Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
resistion
User Rank
Author
Re: Thermal barrier
resistion   7/22/2013 10:27:46 PM
NO RATINGS
@chipmonk0: yes you covered a lot more. A current thinking was 2.5 D (which is really 2D w/TSV interposer) can avoid the thermals initially. But even this may not work with SOI chips, though that's another story entirely.

chipmonk0
User Rank
Author
Re: Thermal barrier
chipmonk0   7/22/2013 1:40:47 PM
NO RATINGS
Several thermal solutions using very different aproaches are under development / being implemented at Micron and IBM / 3M. The real barrier is very involved process, low yield & high cost. Simplifications / modifications to the current industry process flow along the lines of my original post are sorely needed.

resistion
User Rank
Author
Thermal barrier
resistion   7/21/2013 3:16:53 AM
NO RATINGS
The barrier to TSV acceptance is largely thermal. Layers of insulation still present significant thermal resistance.

chipmonk0
User Rank
Author
Re: Semicon Showed Support for 3D ICs
chipmonk0   7/19/2013 8:59:05 AM
NO RATINGS
FYI it is not possible to bond ( / "weld" ) one Tungsten filled via directly to another in the next die stacked on top. At least not at any acceptable temperature anyway. So another layer of metal has to be deposited first to cap the W vias. Then these cap layers are CMPed, and whats really great, instead of using traditional metallurgical bonding that require high temperature ( 250 C ) and pressure, are bonded at quite low temperatures in which electrons are actually shared between atoms across the interface. Co-valent bonds develop and Van der Waals forces contribute to bond strength. There are a lot of tricks in the CMP step but its Good Science overall and reduces residual stress in the stack !

 

As to your "wield" getting misinterpreted by another poster as "weld", in this case two wrongs ( his typo & my responding to his post ) certainly made one right. Because as explained above "weld" is relevant in the case of die stacking.

And now I shall retire to my "weald", to use an old Anglo Saxon term

Peter Clarke
User Rank
Author
Re: Semicon Showed Support for 3D ICs
Peter Clarke   7/19/2013 4:26:39 AM
NO RATINGS
Tungsten wielding ....in other words tungsten using ....not welding

 

 

docdivakar
User Rank
Author
Re: Semicon Showed Support for 3D ICs
docdivakar   7/18/2013 8:09:13 PM
NO RATINGS
@Chipmonk0: I should have put "Tungsten wielding" in quotes -was meant to be a pun on Peter's comment! And there was a typo! Tezzaron does use Tungsten TSV's in the "FaStack Stacking Technology." Tungsten acts as a good stress-relieving conduit for thermo-mechanical forces.

MP Divakar

chipmonk0
User Rank
Author
Re: Semicon Showed Support for 3D ICs
chipmonk0   7/18/2013 6:50:02 PM
NO RATINGS
Tungsten " welding " ?! What is the mp of Tungsten - even with activated sintering. What are they teaching at ASU these days ?

Thats not how the stacked vias are bonded in this case. Are you really all that familiar with the Co.s using W filled vias ?

At the SemiCon talk I gave enough credit to the innovators. It is just that due to business reasons can't go on the record.

docdivakar
User Rank
Author
Re: Semicon Showed Support for 3D ICs
docdivakar   7/18/2013 5:35:42 PM
NO RATINGS
@Peter, I think you can fearlessly say the word Tezzaron for Tungsten welding expertise!  But in all fairness, we need to give small companies credit for taking the risk to advance 3D technologies that were hitherto the domains of big ones like Intel, Micron & IBM etc.

MP Divakar

chipmonk0
User Rank
Author
Re: TSMC where are you?
chipmonk0   7/18/2013 2:18:09 PM
NO RATINGS
Rick : I have always liked your to the point coverage. You, and the sadly departed Mark Lapedus. But he is continuing at Semiconductor Manufacturing,..

Peter Clarke
User Rank
Author
Re: Semicon Showed Support for 3D ICs
Peter Clarke   7/18/2013 1:50:30 PM
NO RATINGS
@Chipmonk0

And what is the name of that small tungsten-wielding company outside Chicago?

Please share.

Page 1 / 2   >   >>


Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...