Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
Peter Clarke
User Rank
Blogger
Re: DDC Reax?
Peter Clarke   7/24/2013 5:19:56 AM
NO RATINGS
What you seem to be suggesting is that all three forms of CMOS -- FinFET, DDC and FDSOI can co-exist aiming at different types of application and market sector.

That would of course multiply up the infrastructure costs, which would be something the fabs, EDA companies and IP licensors would probably try to resist.

Which may lead to the community at large forcing a choice between DDC and FDSOI as an alternative to FinFET. FinFET is already happening and is bound to continue.

 

IJD
User Rank
Rookie
Re: DDC Reax?
IJD   7/24/2013 4:47:40 AM
NO RATINGS
DDC is certainly a lot more "plain vanilla" than FinFET, and is not aimng at the same market -- FinFET is aiming at the high-performance (where high-performance can mean low-power) higher-cost high-NRE market, DDC is aiming at the lower-cost lower-NRE market.

The problem with FinFET is that the NRE (design and mask) costs are very high and the cost per gate is the same or higher than 28nm bulk, so many products will just never go to FinFET, only ones with deep pockets where absolute lowest power or highest speed is worth paying for.

In terms of minimum operating voltage which is driven by device variation, both DDC and FinFET are better than bulk because the channel doping is much lower, but there is still some doping because of leakage from the deep implant used under the DDC channel and below the fin.

FDSOI variation is lower still because the channel is undoped and so should be able to run at even lower voltage and have even lower power, certainly for devices which can use more parallelism to optimise power running at a lower clock rate.

Peter Clarke
User Rank
Blogger
Re: DDC Reax?
Peter Clarke   7/24/2013 2:10:13 AM
NO RATINGS
Operating the DDC technology at 0.425 volts was discussed in a paper from Fujitsu engineers at IEDM 2011. That is for an SRAM block, which is less tolerant of low voltage than logic. I think the recent benchmarking exercise was deliberately done at 0.9 and 1.2 volts (on the same 65 nm process as the earlier paper) so that comparisons could be made between conventional and DDC CMOS could be made more easily. I suspect that if the comparisons were made at 0.6 volts they would favor DDC even more markedly. What would really be interesting would be comparisons between DDC and FDSOI. Perhaps Globalfoundries and ARM could facilitate that. More likely they have already done, or are doing that work and are keeping the results to themselves for competitive advantage.

US Made
User Rank
Rookie
Re: DDC Reax?
US Made   7/23/2013 5:50:38 PM
NO RATINGS
Droping to 0.9 V is not so impressive, you could do much more with finfet.   Going away from plain vanila process technology is diastrous for business.   No huge value for this risk.

Tom Murphy
User Rank
Blogger
DDC Reax?
Tom Murphy   7/23/2013 2:00:19 PM
NO RATINGS
This seems to be based on reports from SuVolta. While the claims are interesting, I wondered: What is the reaction from others in the industry?    Is DDC broadly perceived by more impartial observers as a significant advance? 

<<   <   Page 2 / 2


Most Recent Comments
Susan Rambo
 
Susan Rambo
 
sempaiscuba
 
sempaiscuba
 
sempaiscuba
 
sempaiscuba
 
sempaiscuba
 
sempaiscuba
 
joyhaa
Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
<b><a href=Betajet">

The Circle – The Future's Imperfect in the Present Tense
Betajet
5 comments
The Circle, a satirical, dystopian novel published in 2013 by San Francisco-based writer Dave Eggers, is about a large, very powerful technology company that combines aspects of Google, ...

Max Maxfield

Recommended Reads From the Engineer's Bookshelf
Max Maxfield
27 comments
I'm not sure if I read more than most folks or not, but I do I know that I spend quite a lot of time reading. I hate to be idle, so I always have a book or two somewhere about my person -- ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...