Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
Peter Clarke
User Rank
Blogger
Re: DDC Reax?
Peter Clarke   7/24/2013 5:19:56 AM
NO RATINGS
What you seem to be suggesting is that all three forms of CMOS -- FinFET, DDC and FDSOI can co-exist aiming at different types of application and market sector.

That would of course multiply up the infrastructure costs, which would be something the fabs, EDA companies and IP licensors would probably try to resist.

Which may lead to the community at large forcing a choice between DDC and FDSOI as an alternative to FinFET. FinFET is already happening and is bound to continue.

 

IJD
User Rank
Rookie
Re: DDC Reax?
IJD   7/24/2013 4:47:40 AM
NO RATINGS
DDC is certainly a lot more "plain vanilla" than FinFET, and is not aimng at the same market -- FinFET is aiming at the high-performance (where high-performance can mean low-power) higher-cost high-NRE market, DDC is aiming at the lower-cost lower-NRE market.

The problem with FinFET is that the NRE (design and mask) costs are very high and the cost per gate is the same or higher than 28nm bulk, so many products will just never go to FinFET, only ones with deep pockets where absolute lowest power or highest speed is worth paying for.

In terms of minimum operating voltage which is driven by device variation, both DDC and FinFET are better than bulk because the channel doping is much lower, but there is still some doping because of leakage from the deep implant used under the DDC channel and below the fin.

FDSOI variation is lower still because the channel is undoped and so should be able to run at even lower voltage and have even lower power, certainly for devices which can use more parallelism to optimise power running at a lower clock rate.

Peter Clarke
User Rank
Blogger
Re: DDC Reax?
Peter Clarke   7/24/2013 2:10:13 AM
NO RATINGS
Operating the DDC technology at 0.425 volts was discussed in a paper from Fujitsu engineers at IEDM 2011. That is for an SRAM block, which is less tolerant of low voltage than logic. I think the recent benchmarking exercise was deliberately done at 0.9 and 1.2 volts (on the same 65 nm process as the earlier paper) so that comparisons could be made between conventional and DDC CMOS could be made more easily. I suspect that if the comparisons were made at 0.6 volts they would favor DDC even more markedly. What would really be interesting would be comparisons between DDC and FDSOI. Perhaps Globalfoundries and ARM could facilitate that. More likely they have already done, or are doing that work and are keeping the results to themselves for competitive advantage.

US Made
User Rank
Rookie
Re: DDC Reax?
US Made   7/23/2013 5:50:38 PM
NO RATINGS
Droping to 0.9 V is not so impressive, you could do much more with finfet.   Going away from plain vanila process technology is diastrous for business.   No huge value for this risk.

Tom Murphy
User Rank
Blogger
DDC Reax?
Tom Murphy   7/23/2013 2:00:19 PM
NO RATINGS
This seems to be based on reports from SuVolta. While the claims are interesting, I wondered: What is the reaction from others in the industry?    Is DDC broadly perceived by more impartial observers as a significant advance? 

<<   <   Page 2 / 2


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
Post a comment
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
2 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
28 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
127 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)