Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
resistion
User Rank
CEO
Re: 3D NAND Delay?
resistion   4/20/2014 8:28:02 PM
NO RATINGS
Samsung seems to have already made a statement 2/17 that they are working on 32 layers (at once I presume), but they have no issues with 24 layers. Indeed, they need to be able to do 32 or more layers at once if possible, to keep the scalability advantage.

http://m.hankyung.com/apps/english.view?aid=201402172111041

resistion
User Rank
CEO
Delay?
resistion   4/19/2014 8:55:33 PM
NO RATINGS
chipmonk0
User Rank
CEO
Re: Stacked 3d package for stacked NAND chips
chipmonk0   8/8/2013 11:33:10 AM
NO RATINGS
@Peter Clarke : Thx in advance.

pseudoid
User Rank
Manager
Baby Steps
pseudoid   8/7/2013 3:43:56 PM
NO RATINGS
Our industry needs to continue with attempts to never make our esteemed colleague Gordon E. More wrong! 

I know we are getting there in small baby steps, including the eventuality of 3D fab. 

At the current time, the bottleneck appears to be with the copper interconnects (physical throughput speed limit).  I can't wait for the day when finally Samsung and Intel cross paths at match.com and start courting each other.  "Hello 3D NAND! Please meet Silicon Photonic ICs." ;)

"We have been developing process technology to create a monolithic, photonic sub-system. We build these just like you build any other kind of IC, in a standard chip factory," states Intel's Rattner

Pasted from <http://www.electronicsnews.com.au/features/what-bottleneck-silicon-photonics-technology-boost>

krisi
User Rank
CEO
how many electrons?
krisi   8/7/2013 3:23:09 PM
NO RATINGS
The article states that the new memory cell relies of electron trapping. So how many electrons are trapped to store 1? Can anyone offer an educated guess? Kris

any1
User Rank
CEO
Re: 2 Questions
any1   8/7/2013 1:41:23 PM
NO RATINGS
This is an interesting development. I think it is likely that Samsung knows, along with every other major player in the memory business, that 3D NAND is just a question of when not if.  Then, it may make sense to get some early learning on volume manufacturing of this technology a node or two ahead of when you think you will actually need it.  You can do all of the modeling of cost, device physics, processing, etc.  But until you actually do it on a higher volume basis you really don't know what you don't know.

So I would call 3D NAND a "More than Moore" approach since the minimum feature size is actually getting larger.  It only makes sense if it produces a better device at a lower cost than the 2D equivalent.  And this remains to be determined.

Peter Clarke
User Rank
Blogger
Re: Stacked 3d package for stacked NAND chips
Peter Clarke   8/7/2013 1:39:45 PM
NO RATINGS
I'll ask Samsung

 

 

Peter Clarke
User Rank
Blogger
Re: 2 Questions
Peter Clarke   8/7/2013 1:38:52 PM
NO RATINGS
1) 1 byte = 8 bits so, yes, 128-Gbit = 16-Gbyte

It ihas been the convention within the semiconductor industry to quote memory capacity in bits. But either bits or bytes will do.

2) By which i mean planar scaling has become moot with regards to scaling memory capacity

 

 

 

pseudoid
User Rank
Manager
2 Questions
pseudoid   8/7/2013 12:46:18 PM
NO RATINGS
1)  I am slightly confused about the wordage "128 Gbit V-NAND" CTF:  Would that be the equivalent of 16GByte memory, or is this going to be a new unit of measure?

2) Does this news also mean that "Moore's Law" has been removed from its premature life support systems?

chipmonk0
User Rank
CEO
Stacked 3d package for stacked NAND chips
chipmonk0   8/7/2013 12:31:22 PM
NO RATINGS
Read in a blog somewhere that Samsung is going to sell their 3d NAND in a 128 GB configuration by stacking 8 chips vertically and connecting them with TSVs ( Through Silicon Vias ). Can Peter Clarke or anyone else comment on this ?

Page 1 / 2   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Aging Brass: Cow Poop vs. Horse Doo-Doo
Max Maxfield
41 comments
As you may recall, one of the things I want to do with the brass panels I'm using in my Inamorata Prognostication Engine is to make them look really old. Since everything is being mounted ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
18 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)