Design Con 2015
Breaking News
Comments
Oldest First | Newest First | Threaded View
Page 1 / 2   >   >>
resistion
User Rank
CEO
Toshiba -SanDisk take a beating
resistion   8/6/2013 10:16:00 AM
NO RATINGS
A little painful to see Micron and Samsung beating down Toshiba and SanDisk at this time, after their earlier statements. Maybe they'll come back with 10 nm.

rick merritt
User Rank
Author
Going vertical
rick merritt   8/6/2013 2:05:46 PM
NO RATINGS
I'd love to hear a simple explanation of what this vertical cell technology is all about.

For example, does it relate to FinFETs in some way?

goafrit
User Rank
Manager
Re: Toshiba -SanDisk take a beating
goafrit   8/6/2013 2:55:21 PM
Have a lot of respect for Samsung. It is indeed one of the best tech firms in the world today. They move in and they begin to dominate. Excellent piece of execution.

themassau
User Rank
Rookie
Re: Going vertical
themassau   8/6/2013 3:15:10 PM
NO RATINGS
in the link they explain 3d nand. its more like building a skyscraper of nand cells than finfets.

http://semiaccurate.com/2013/07/16/applied-materials-talks-about-3d-nand-flash-production/

_hm
User Rank
CEO
Cost, Density and Power
_hm   8/6/2013 7:42:51 PM
NO RATINGS
That is a very good news for Samasung. It will be interesting to know cost, density and power advantage of this breakthorugh. Will this make future low cost laptop solidstate?

 

resistion
User Rank
CEO
Re: max density
resistion   8/6/2013 7:59:14 PM
NO RATINGS
Assuming the 24 levels maximum, and a F=50 nm 6F^2 design rule, the maximum 3D density is equivalent to a conventional 12.5 nm floating gate. So the density lead for this case is temporary, until someone (if anyone) hits 10 nm floating gate. Increasing the number of levels or shrinking the 3D NAND design rule could increase costs when the number of steps starts multiplying, e.g., doubling.

chipmonk0
User Rank
Manager
Stacked 3d package for stacked NAND chips
chipmonk0   8/7/2013 12:31:22 PM
NO RATINGS
Read in a blog somewhere that Samsung is going to sell their 3d NAND in a 128 GB configuration by stacking 8 chips vertically and connecting them with TSVs ( Through Silicon Vias ). Can Peter Clarke or anyone else comment on this ?

pseudoid
User Rank
Manager
2 Questions
pseudoid   8/7/2013 12:46:18 PM
NO RATINGS
1)  I am slightly confused about the wordage "128 Gbit V-NAND" CTF:  Would that be the equivalent of 16GByte memory, or is this going to be a new unit of measure?

2) Does this news also mean that "Moore's Law" has been removed from its premature life support systems?

Peter Clarke
User Rank
Blogger
Re: 2 Questions
Peter Clarke   8/7/2013 1:38:52 PM
NO RATINGS
1) 1 byte = 8 bits so, yes, 128-Gbit = 16-Gbyte

It ihas been the convention within the semiconductor industry to quote memory capacity in bits. But either bits or bytes will do.

2) By which i mean planar scaling has become moot with regards to scaling memory capacity

 

 

 

Peter Clarke
User Rank
Blogger
Re: Stacked 3d package for stacked NAND chips
Peter Clarke   8/7/2013 1:39:45 PM
NO RATINGS
I'll ask Samsung

 

 

Page 1 / 2   >   >>


Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Carlos Bueno

Adventures in Userland
Carlos Bueno
Post a comment
Editor’s Note: Excerpted from Lauren Ipsum: A story about computer science and other improbable things, author Carlos Bueno introduces us to Lauren and her adventures in ...

Max Maxfield

Tired Old iPad 2 vs. Shiny New iPad Air 2
Max Maxfield
8 comments
I remember when the first iPad came out deep in the mists of time we used to call 2010. Actually, that's only four years ago, but it seems like a lifetime away -- I mean; can you remember ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...