Breaking News
Comments
Oldest First | Newest First | Threaded View
<<   <   Page 2 / 2
any1
User Rank
CEO
Re: 2 Questions
any1   8/7/2013 1:41:23 PM
NO RATINGS
This is an interesting development. I think it is likely that Samsung knows, along with every other major player in the memory business, that 3D NAND is just a question of when not if.  Then, it may make sense to get some early learning on volume manufacturing of this technology a node or two ahead of when you think you will actually need it.  You can do all of the modeling of cost, device physics, processing, etc.  But until you actually do it on a higher volume basis you really don't know what you don't know.

So I would call 3D NAND a "More than Moore" approach since the minimum feature size is actually getting larger.  It only makes sense if it produces a better device at a lower cost than the 2D equivalent.  And this remains to be determined.

krisi
User Rank
CEO
how many electrons?
krisi   8/7/2013 3:23:09 PM
NO RATINGS
The article states that the new memory cell relies of electron trapping. So how many electrons are trapped to store 1? Can anyone offer an educated guess? Kris

pseudoid
User Rank
Manager
Baby Steps
pseudoid   8/7/2013 3:43:56 PM
NO RATINGS
Our industry needs to continue with attempts to never make our esteemed colleague Gordon E. More wrong! 

I know we are getting there in small baby steps, including the eventuality of 3D fab. 

At the current time, the bottleneck appears to be with the copper interconnects (physical throughput speed limit).  I can't wait for the day when finally Samsung and Intel cross paths at match.com and start courting each other.  "Hello 3D NAND! Please meet Silicon Photonic ICs." ;)

"We have been developing process technology to create a monolithic, photonic sub-system. We build these just like you build any other kind of IC, in a standard chip factory," states Intel's Rattner

Pasted from <http://www.electronicsnews.com.au/features/what-bottleneck-silicon-photonics-technology-boost>

chipmonk0
User Rank
CEO
Re: Stacked 3d package for stacked NAND chips
chipmonk0   8/8/2013 11:33:10 AM
NO RATINGS
@Peter Clarke : Thx in advance.

resistion
User Rank
Manager
Delay?
resistion   4/19/2014 8:55:33 PM
NO RATINGS
resistion
User Rank
Manager
Re: 3D NAND Delay?
resistion   4/20/2014 8:28:02 PM
NO RATINGS
Samsung seems to have already made a statement 2/17 that they are working on 32 layers (at once I presume), but they have no issues with 24 layers. Indeed, they need to be able to do 32 or more layers at once if possible, to keep the scalability advantage.

http://m.hankyung.com/apps/english.view?aid=201402172111041

<<   <   Page 2 / 2


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

MSGEQ7-Based DIY Audio Spectrum Analyzer: Testing
Max Maxfield
13 comments
In my previous column on this topic, we discussed the step-by-step construction of the first pass at a MSGEQ7-based DIY audio spectrum analyzer for use in my BADASS Display project. Of ...

Karen Field

June 2014 Cartoon Caption Winner
Karen Field
13 comments
Congratulations to "Wnderer" for submitting the winning caption for our June cartoon, after much heated conversation by our judges, given the plethora of great entries.

Jeremy Cook

Inspection Rejection: Why More Is Less in a Vision System
Jeremy Cook
3 comments
Albert Einstein has been quoted as saying, "Everything should be as simple as possible, but not simpler." I would never claim to have his level of insight -- or such an awesome head of ...

Jeremy Cook

Machine Fixes That Made Me Go 'DUH!'
Jeremy Cook
21 comments
As you can see in my bio at the end of this article, I work as a manufacturing engineer. One of my favorite things that happens on a Friday late in the afternoon is to hear my phone ring ...

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)