But the first penguin of the iceberg can get eaten by the killer whale.
In other words Intel could spend a great deal of money to try and get to production on 450-mm diameter wafers first and then find itself unable to achieve yield or lacking in support from equipment vendors.
It might be that the second and third penguins off the iceberg (called Samsung and TSMC) do better?
Engineering is all about the solution of problems.
For example, the weight of a 450-mm wafer is such that it may have to be made thicker just to prevent bowing, which would make the wafer into a concave dish, which would take circuits out of focus.
Do you take the extra mass....but then stage for accelerating and decelerating wafers comes under stress because of extra mass....or do you cope with the bowed wafer ...or can you support wafer...and how do you make machines produce good die across the whole of such a large wafer, or do you tolerate a ring of out of spec die at the edge??
Or does there come a point when the cost of all the extra steps to maintain processing and yield make the transition from 300-mm unworthwhile?
will gain great economies of scale advantages until the others catch up. Intel as ever are banking on technology advances be it at the transistor level or wafer level to gain competitve advantage. If they couple this with architectural changes (ditch x86 in mobile in particular), they would leave the rest of the competition in the dust!
I've worked with wafers from 2" though 8", and have been around in a 12" wafer fab. The engineering required for these large wafer sizes is non-trivial. 18" wafer manufacturing is surely pushing the limits? Or, are there limits? Intel keeps pushing the boundaries, they are definitely the leader of the pack!
Blog Make a Frequency Plan Tom Burke 17 comments When designing a printed circuit board, you should develop a frequency plan, something that can be easily overlooked. A frequency plan should be one of your first steps ...