Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 3   >   >>
krisi
User Rank
CEO
Re: Nice job...
krisi   10/17/2013 12:16:00 PM
NO RATINGS
thank you Adele...no, I didn't realize that finFET was built on SOI substrate first!...since doing my research on SiGe devices while with U of Toronto in early 90-ties I have not been following basic transistor technology that closely...looking to hear from you on how finFET vs FDSOI debate continues at IEDM!...Kris

Adele.Hars
User Rank
Rookie
Re: Nice job...
Adele.Hars   10/17/2013 10:10:21 AM
NO RATINGS
Kris, as of course as you know, FinFETs were originally developed on SOI - because it was easier! And there's that great animation on the SOI Consortium website that shows why that's still the case. But is easier necessarily in the interests of the foundries? If bulk FinFETs are more complicated but they get higher margins on them, it seems logical that's what they'll push...?  Whereas for IDMs, they reap the savings  (cheaper and easier) themselves. Not sure how good this trend would be for the industry, tho. On the other hand, we're starting to see some complaints from designers re: pain points in bulk FinFETS. Either way, looking forward to this IEDM for sure!

Adele.Hars
User Rank
Rookie
Re: Nice job...
Adele.Hars   10/17/2013 9:53:43 AM
NO RATINGS
re: self-heating -- the paper summary indicates that they're looking at 6nm (!!) FD-SOI, and finding self-heating "comparable" to bulk FinFETs. So maybe not going away, but certainly not a show stopper!

n47
User Rank
Rookie
finfet intel 14
n47   10/16/2013 3:30:30 PM
NO RATINGS
note intel 14 Finfet now delayed.   delay is more like a year for the volumn Broadwell release not the 3 months CEO stated.    Broadwell will not be in volumn in market until end of 2014 and there is even talk Broadwell will be cancelled due to it being so late or a limited volumn release.   my contact a copy manufacturing engineer says they are still not even involved in the manufacturing and he should of been involved 5 quarters ago.

resistion
User Rank
CEO
The key debate topic
resistion   10/9/2013 10:33:45 PM
NO RATINGS
Looks like FinFET vs. FDSOI will be the main debate topic to year end. Even other threads on other topics somehow eventually wind up on this topic.

michigan0
User Rank
Manager
Re: paper selection
michigan0   10/1/2013 12:29:46 AM
NO RATINGS
Thanks for ypur comments.

My primary purpose was not to lower or higher number of FinFET or FDSOI papers in IEDM. FinFET is at high volume manufacturing now over 2 years at 22nm by Intel while FDSOI is not manufacturable at any technology node yet. Therefore, when FDSOI test chips become available, I propose the minimum requirements for measurement of the transistor electrical transfer characteristcs for both FinFET and FDSOI for fair comprison. The minimum requirements are posted in detail. SKim

wilber_xbox
User Rank
Manager
Re: paper selection
wilber_xbox   9/30/2013 3:09:09 PM
NO RATINGS
michigan, so are you saying that despite much time there has not been enough progress in FinFET and this has led to lower number of papers in IEDM? But no other company apart from TSMC is presenting paper which means more companies are developing FDSOI. Don't u think.

Chipguy1
User Rank
CEO
Re: Nice job...
Chipguy1   9/30/2013 1:12:39 PM
I think your correct. FinFET sounded good but all the 3D process variation and high gate capacitance means many design blocks on the SOC have worse PPA. I think this is one of the reasons Apples 28nm A7 is much better than Intel's FinFET Bay Trail

pa11
User Rank
Rookie
Re: Nice job...
pa11   9/30/2013 6:56:19 AM
NO RATINGS
SOI FinFET is something IBM has been pushing for some time (search SOI FinFET in the IEDM program, there are at least 2 papers).

http://www.his.com/~iedm/program/13advprg.pdf

michigan0
User Rank
Manager
paper selection
michigan0   9/29/2013 4:46:38 PM
NO RATINGS

In order to stage FinFET vs. FDSOI successfully the device

electrical transfer characteristics such as dId/dVd with Vg 

as parameters, dId/dVg at both linear and saturation modes, 

DIBL, and subthreshold slope must be measured and 

presented as minimum requirements because IEDM stand 

for international electron device meeting. Recently, a 

number of papers presented at IEDM do not meet the 

minimum requirements.





Page 1 / 3   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Tiny Kickstarter MCU Board Provides 'Smart Fusion' for IoT Systems
Max Maxfield
2 comments
Just a few minutes ago as I pen this words, I received an email from my chum Mike Hibbert, who is a columnist for the computer and electronics hobbyist magazine Everyday Practical ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)