Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 3 / 3
krisi
User Rank
CEO
SRAM for finger
krisi   9/28/2013 10:33:15 AM
SRAM used for finger image storage? How would that work? SRAM loses its content without power

Caleb Kraft
User Rank
Blogger
Re: Time and Money
Caleb Kraft   9/28/2013 9:53:55 AM
I doubt google will jump in at this level any time soon. they've typically partnered with a hardware vendor for this kind of stuff, like microsoft. I do know they have custom hardware made for their datacenters though. 

Who knows with google, they don't tend to follow a narrow path forward, so they might decide to experiment with SoC development of their own. 

_hm
User Rank
CEO
Time and Money
_hm   9/28/2013 8:48:42 AM
How much time (man hours) and how much money is required to develop this type of SoC? This is very sound approach as it keeps secured technology and profit.

Will Google or Microsoft will take this route to develop their own SoC? IBM or AMD can help them.

 

Kinnar
User Rank
CEO
Re: fingerprint sensor data
Kinnar   9/28/2013 5:15:08 AM
I am also wondering why at all fingerprinting data needs to be stored inside a processor. It is human fingerprint Or this fingerprint is referencing some other technical term?

Frank Eory
User Rank
CEO
Re: Large on-chip RAM
Frank Eory   9/27/2013 6:42:58 PM
I have to agree, storing fingerprint data in SRAM doesn't make sense. L-3 cache is a better guess.

ExEDA
User Rank
Freelancer
Re: 256KB L-1 Cache?
ExEDA   9/27/2013 3:59:31 PM
Apple has presented that A7 has 64KB I-Cache and 64KB D-Cache per core. So 64+64 x 2 = 256KB

luting
User Rank
CEO
256KB L-1 Cache?
luting   9/27/2013 3:54:22 PM
That doesn't make sense. L-1 Cache latency is critical and large SRAM has performance issue. Typical L-1 Cache is 32KB. 256KB is too big to me.

luting
User Rank
CEO
Large on-chip RAM
luting   9/27/2013 3:52:09 PM
It makes more sense to me this large on-chip RAM is L-3 Cache for DRAM controller directly next to it. If I am Apple, I will never store direct finger print data in anywhere. Because wherever you store, people will figure out. A good choice is to apply special imaging hashing function to it and only store hashing value. Not sure this technology exist today.

ExEDA
User Rank
Freelancer
A7 Chip large SRAM array and the CPU complex
ExEDA   9/27/2013 3:41:29 PM
Looking at the layout, Apple appears to have used 1 DDR channel to feed the CPU and another channel for GPU data. The large SRAM above the GPU appears to be the embedded cache for graphics memory, which is similar to approach used by Intel's IRIS Pro and XBOX One

To store finger print data? You need to use NVM, not SRAM or you have to keep feeding power to the chip, which is not possible


Also for the CPU highlighted by chipworks, it appears that the complex includes 2 memory controllers from layout, so the actual area for the CPU complex (excluding the memory controller) is likely smaller than 17% or ~17 sq mm

 

ykc0
User Rank
Rookie
fingerprint sensor data
ykc0   9/27/2013 2:51:48 PM
Using SRAM to store fingerprint data? Reference data or scanned input? I would have expected a secure NVM. SRAM is volatile...

<<   <   Page 3 / 3


Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Carlos Bueno

Adventures in Userland
Carlos Bueno
Post a comment
Editor’s Note: Excerpted from Lauren Ipsum: A story about computer science and other improbable things, author Carlos Bueno introduces us to Lauren and her adventures in ...

Max Maxfield

Tired Old iPad 2 vs. Shiny New iPad Air 2
Max Maxfield
9 comments
I remember when the first iPad came out deep in the mists of time we used to call 2010. Actually, that's only four years ago, but it seems like a lifetime away -- I mean; can you remember ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...