Carbon melts at approx 3600 C and vaporizes (boils) at 4200 C. They state "..vaporize them -- like a fuse -- thus cleansing the circuitry of all but the remaining semiconducting nanotubes..." It is to be hoped that this operation is carried out in an oxygen rich atmosphere as this will allow lower temperatures with the by- products carbon monoxide or dioxide and avoid, as might be the case with fusing, a field of carbon debris spreading over the rest of the wafer. Is this step carried out a wafer probe test time?
The metallic nanotube removal process is performed before the etching step which defines the standard cells. Here what they told me about VLSI-compatible Metallic CNT Removal (VMR) in an email: "The process begins by depositing a special interdigited layout structure on the wafer containing a mixture of metallic and semiconducting CNTs. These interdigitated fingers are patterned at the minimum lithographic pitch (parts of it will become the final source and drain contacts in the circuit). Electrical breakdown is performed once on the entire VMR structure, removing all metallic CNTs within the entire structure...After breakdown, sections of the VMR structure are etched out, leaving the contacts which will remain for the final circuit."
A single carbon nanotube could form a transistor channel as narrow as a single nanometer, but this technique uses many in parallel to form a single transistor channel by patterning at the lithographic limit of whatever process is being used. The researchers did not speculate on the node at which it would be prudent to implement their technology. Their next step is to characterize the speed and energy efficiency of their technique.
10nm is already well into development at Intel, with all candidate process tools in place or set to be installed before the end of the year and something like this would take many years to become viable. First equipment vendor(s) would have to be working on this for atleast a couple of quarters. There are several steps involved and working with quartz substrates may lead to issues.
Intel seems to think they can extend "traditional" CMOS to the 5nm node which should be ramping up in Hillsboro in 6 years. However this technology may actually qualify as traditional so I cannot really comment on anything that far off. But 10nm is not going to bring CNTs to the desktop.
The part about running 20 instructions from the MIPS instruction set is incorrect, or at least very misleading. This demo runs one and only one instruction, the SUBNEG instruction, from which all other instructions can, in principle, be synthesized. What the Stanford guys have done is really cool, but let's be clear about exactly what it was.
@rpcy "This demo runs one and only one instruction, the SUBNEG instruction, from which all other instructions can, in principle, be synthesized"
Thanks for the clarificaition. I guess we could say this proof of concept demo is the ultimate reduced instruciton set computer. It reminds me of early Cray supercomputers which used NAND gates to synthesize all their instructions.
Blog Doing Math in FPGAs Tom Burke 10 comments For a recent project, I explored doing "real" (that is, non-integer) math on a Spartan 3 FPGA. FPGAs, by their nature, do integer math. That is, there's no floating-point ...