Embedded Systems Conference
Breaking News
Comments
Ron Neale
User Rank
Author
Vaporizing carbon
Ron Neale   9/30/2013 12:39:54 PM
NO RATINGS
Carbon melts at approx 3600 C and vaporizes (boils) at 4200 C. They state "..vaporize them -- like a fuse -- thus cleansing the circuitry of all but the remaining semiconducting nanotubes..." It is to be hoped that this operation is carried out in an oxygen rich atmosphere as this will allow lower temperatures with the by- products carbon monoxide or dioxide and avoid, as might be the case with fusing, a field of carbon debris spreading over the rest of the wafer.  Is this step carried out a wafer probe test time?

R_Colin_Johnson
User Rank
Author
Re: Vaporizing carbon
R_Colin_Johnson   9/30/2013 1:09:24 PM
NO RATINGS
The metallic nanotube removal process is performed before the etching step which defines the standard cells. Here what they told me about VLSI-compatible Metallic CNT Removal (VMR) in an email: "The process begins by depositing a special interdigited layout structure on the wafer containing a mixture of metallic and semiconducting CNTs.  These interdigitated fingers are patterned at the minimum lithographic pitch (parts of it will become the final source and drain contacts in the circuit).  Electrical breakdown is performed once on the entire VMR structure, removing all metallic CNTs within the entire structure...After breakdown, sections of the VMR structure are etched out, leaving the contacts which will remain for the final circuit."

Frank Eory
User Rank
Author
Re: Vaporizing carbon
Frank Eory   9/30/2013 6:40:08 PM
NO RATINGS
Electrical breakdown followed by an etch doesn't sound quite like "vaporizing."

R_Colin_Johnson
User Rank
Author
Re: Vaporizing carbon
R_Colin_Johnson   9/30/2013 6:59:40 PM
NO RATINGS
The press materials say the metallic nanotubes grow so hot that they "literally vaporize into tiny puffs of carbon dioxide"

jaybus0
User Rank
Author
Re: Vaporizing carbon
jaybus0   10/2/2013 6:53:52 AM
NO RATINGS
How tightly packed are the CNTs? How does the extreme heat of vaporizing a metallic CNT not affect adjacent semiconductor CNTs?

R_Colin_Johnson
User Rank
Author
Re: Vaporizing carbon
R_Colin_Johnson   10/4/2013 4:22:25 PM
NO RATINGS
@ jaybus0 "How tightly packed are the CNTs? How does the extreme heat of vaporizing a metallic CNT not affect adjacent semiconductor CNTs?"

I queried the researchers about this and the short answer is that density varies and the metallic ones breakdown so quickly that they don't appear to damage adjacent ones.

Here is the long answer in their emailed response: "CNT density depends on growth recipes and/or transfer techniques. Typical CVD growth could range from 1-10 CNts/um, and there have been
reports of up to 100 CNTs/um. CNT density may be increased after growth through CNT multiple transfer. CNT sorting can also result in high CNT density. The breakdown temperature of a CNT is approximately 600C.  Due to the extremely high thermal conductivity of the CNTs and extremely low thermal mass, the metallic CNTs breakdown very rapidly, greatly reducing the amount of heat which dissipates from the CNT and thus warming their surrounding.  Ideal CNT density would be 100-200 CNTs/um, resulting in much closer spaced CNTs.  When the CNTs are brought closer together, heating effects from adjacent CNTs will increase.  However, even with current CNT density, some of the CNTs still grow very close to each other, and we do not experimentally see a significant effect from adjacent CNTs in the breakdown process." 

wilber_xbox
User Rank
Author
technology node
wilber_xbox   9/30/2013 3:01:41 PM
NO RATINGS
So, which technology node can we implement this solution. We are still looking for ideas for 10nm and below and this reseach advancement might have come at the right time.

R_Colin_Johnson
User Rank
Author
Re: technology node
R_Colin_Johnson   9/30/2013 3:14:52 PM
NO RATINGS
A single carbon nanotube could form a transistor channel as narrow as a single nanometer, but this technique uses many in parallel to form a single transistor channel by patterning at the lithographic limit of whatever process is being used. The researchers did not speculate on the node at which it would be prudent to implement their technology. Their next step is to characterize the speed and energy efficiency of their technique.

rpcy
User Rank
Author
Re: technology node
rpcy   10/2/2013 8:27:05 PM
NO RATINGS
The part about running 20 instructions from the MIPS instruction set is incorrect, or at least very misleading. This demo runs one and only one instruction, the SUBNEG instruction, from which all other instructions can, in principle, be synthesized. What the Stanford guys have done is really cool, but let's be clear about exactly what it was.

 

R_Colin_Johnson
User Rank
Author
Re: technology node
R_Colin_Johnson   10/3/2013 7:58:48 AM
NO RATINGS
@rpcy "This demo runs one and only one instruction, the SUBNEG instruction, from which all other instructions can, in principle, be synthesized"

Thanks for the clarificaition. I guess we could say this proof of concept demo is the ultimate reduced instruciton set computer. It reminds me of early Cray supercomputers which used NAND gates to synthesize all their instructions.

RobDinsmore
User Rank
Author
Re: technology node
RobDinsmore   10/1/2013 11:27:56 AM
NO RATINGS
10nm is already well into development at Intel, with all candidate process tools in place or set to be installed before the end of the year and something like this would take many years to become viable.  First equipment vendor(s) would have to be working on this for atleast a couple of quarters.  There are several steps involved and working with quartz substrates may lead to issues.      

Intel seems to think they can extend "traditional" CMOS to the 5nm node which should be ramping up in Hillsboro in 6 years.  However this technology may actually qualify as traditional so I cannot really comment on anything that far off.  But 10nm is not going to bring CNTs to the desktop.   

 



Radio
NEXT UPCOMING BROADCAST
IoT Network Shoot Out
July 16, 1pm EDT Thursday

Replay available now: A handful of emerging network technologies are competing to be the preferred wide-area connection for the Internet of Things. All claim lower costs and power use than cellular but none have wide deployment yet. Listen in as proponents of leading contenders make their case to be the metro or national IoT network of the future. Rick Merritt, EE Times Silicon Valley Bureau Chief, moderators this discussion. Join in and ask his guests questions.

Brought to you by

Flash Poll
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Special Video Section
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.