Breaking News
Comments
Newest First | Oldest First | Threaded View
michal.kubicek
User Rank
Rookie
Oversampling CDR
michal.kubicek   10/11/2013 2:57:50 AM
We did some FPGA-based research and implementation of oversampling CDR in FPGAs few years ago. The target application was a special device for a local company. We successfully used Cyclone-II as a 4-channel transceiver in this application and later implemented the same algorithms into another product based on Spartan-3 FPGA.

The algorithms were initially based on Xilinx xapp224 but we had to improve them to get reliable data recovery (at the end with very little hardware overhead). With the improvement we were able to compete with traditional PLL-based CDRs. During the research we evaluated FPGA transceivers in oversampling mode as well, see this paper: http://www.radioeng.cz/fulltexts/2010/10_01_074_078.pdf

Our conclusion is that it is efficient and reliable to use oversampling data recovery. The asynchronous (blind) oversampling data recovery is extremely efficient in multichannel (multilane) application, as you need only single clock management block (eg. PLL), which even need not to be synchronized to the data. However, the limiting factor of today FPGAs is the sampler itself - if you use general purpose IOs. Naturally, In ASIC this is not an issue.

Our evaluation of FPGA transceivers (Virtex-5 GTP) was only shallow. The oversampling feature is actually supported in the transceiver core wizard so it was very straightforward to implement it, as the data recovery engine is already part of the IP. The results were somewhat worse than we expected, which might be caused by a poor data extraction algorithm. However, we did not try to fix it by using our data recovery engine implemented within FPGA.

Feel free to email me: kubicek@feec.vutbr.cz



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
4 comments
An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely unfamiliar. ...

Max Maxfield

What's the Best Traveling Toolkit?
Max Maxfield
23 comments
A few years ago at a family Christmas party, I won a pocket knife as part of a "Dirty Santa" game. This little scamp was a Buck 730 X-Tract. In addition to an incredibly strong and sharp ...

Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
10 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
42 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Top Comments of the Week
Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)