Breaking News
Comments
Newest First | Oldest First | Threaded View
R_Colin_Johnson
User Rank
Blogger
re:
R_Colin_Johnson   10/30/2013 11:56:34 PM
NO RATINGS
With stacked memory, heat is not as much of an issue, since individual memory locations are accessed only occasionally. But for other types of chips, like processors, the ALUs, for instance, are constantly running making for hot spots that need to be cooled if they are inside the stack.

daleste
User Rank
CEO
re:
daleste   10/30/2013 11:29:59 PM
NO RATINGS
WOW, liquid cooling for multichip modules.  I guess at some point, heat has to be addressed.

R_Colin_Johnson
User Rank
Blogger
re:
R_Colin_Johnson   10/30/2013 1:06:31 PM
NO RATINGS
Micron and IBM both are using chip stacks connected by through silicon vias (TSVs) and IBM is using microfluidics to run water between the chips to cool them!

wilber_xbox
User Rank
Manager
re:
wilber_xbox   10/30/2013 11:19:45 AM
NO RATINGS
there are not a lot of alternatives for 3D stack. I hear that Micron and IBM are working on such a technology. I do not know how the SK Hynix technology is different from the one developed by Micron.

R_Colin_Johnson
User Rank
Blogger
Re: another alternative
R_Colin_Johnson   10/29/2013 3:49:43 PM
NO RATINGS
One big advantage of BeSang's approach is that its 3-D layers are very thin--less than 0.5 microns--which allows them to use high-density conventional vias, compared to die stacking which requires lower density through-silicon vias.

Regarding whether it will work, SK Hynix has been evaluating BeSang's technology for quite some time, so they--at least--have confidence it will work.

resistion
User Rank
CEO
another alternative
resistion   10/29/2013 3:36:07 PM
NO RATINGS
Interesting response to HMC, assuming the low temperature vertical transistors work as desired.

R_Colin_Johnson
User Rank
Blogger
re:
R_Colin_Johnson   10/29/2013 1:21:30 PM
NO RATINGS
BeSang claims its approach will enable 3-D memory to be stacked on any type of CMOS chip--not just DRAM--so I expect others to license it soon, now that SK Hynix has taken the plunge. 

wilber_xbox
User Rank
Manager
re:
wilber_xbox   10/29/2013 1:11:42 PM
NO RATINGS
Thanks Collin for explanation on the 3D memory stack. After hitting the wall in 2D, the natural choice for more memory in the same area is to stack layers.



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Tiny Kickstarter MCU Board Provides 'Smart Fusion' for IoT Systems
Max Maxfield
1 Comment
Just a few minutes ago as I pen this words, I received an email from my chum Mike Hibbert, who is a columnist for the computer and electronics hobbyist magazine Everyday Practical ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)