Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 3   >   >>
rick merritt
User Rank
Author
Re: Poor man's 3D IC for Apple A7 ...
rick merritt   11/8/2013 3:36:41 PM
NO RATINGS
@Dick: Thanks, I didn't think anyone was using Wide IO

Dick James
User Rank
Manager
Re: Poor man's 3D IC for Apple A7 ...
Dick James   11/8/2013 3:09:29 PM
NO RATINGS
Hi Guys,

Sony has been using Samsung wide i/o DRAM in a face-to-face stack in the PS Vita for almost two years now. I hesitate to push my own blog, but it's decribed here:

http://chipworksrealchips.blogspot.ca/2012/07/sonys-ps-vita-uses-chip-on-chip-sip-3d.html

 

chipmonk0
User Rank
Manager
Re: Poor man's 3D IC for Apple A7 ...
chipmonk0   11/8/2013 2:05:41 PM
NO RATINGS
@ Rick

If you go back and look at my comments last Friday ( Nov 1 ) to your blog on the ChipWorks Teardown of the iPad Air you will notice the same things you heard from the Panelist at IWLPC earlier this week.

re: the physical arrangement of Memory and SoC while iPhones and all other Smart Phones & Tablets have pretty much stuck to the PoP package, we do see several mutations in successive generations of the iPad.

The iPad started off with a PoP package, but in the iPad 2 as the no. of GPUs in the SoC ( still 45 nm non HKMG CMOS ) had to grow to cater to the higher res. Retina for the large screen the thermal load went up. The thermal path on the top of the SoC could no longer be blocked by the DRAM in PoP configuration, it had to be pulled off and a Heat sink had to be slapped on in its place. The DRAM moved to the other side of the Motherboard under the shadow of the SoC package - a direct interconnect through the vias in the Motherboard, only not quite as low in parasitics as in a true TSV, hence the "poor mans.." remark that you heard at the IWLPC. 

On the downside the Double sided Motherboard prevented the iPad from getting any slimmer.

To make the slimmer iPad Air possible the Double sided MB had to be chucked in favor of a virtually single sided MB ! The DRAMs are now on the same side of the MB as the A7 - right next to it. Traces thru the MB are longer than in earlier arrangements ( PoP,.. ) and once again their parasitics enter into the calculation of Timing Margins, Bandwidth, Power etc. 

The A7 now has the benefit of Samsung's best ( 28 nm with HKMG transistors, low leakage, lower voltage) but that Heat sink is still on it ! Those were some of the things I was alluding to in my comment of Nov 1.

rick merritt
User Rank
Author
Re: TSMC is going to smash assembly house
rick merritt   11/8/2013 1:28:22 PM
NO RATINGS
@Any Silicon: I did not note in the story that Abe Yee of Nvidia said his opinion is the kind of turnkey one-stop-shop TSMC is offering in chip stacks is very attractive.

While competition lowers prices, he suggested it will be very difficult and costly for a supply chain of as many as 16 combinations of fabs and packaging houses to get in synch to offer something competitive.

 

chipmonk0
User Rank
Manager
Re: Poor man's 3D IC for Apple A7 ...
chipmonk0   11/8/2013 1:26:00 PM
NO RATINGS
Gracias !

 

rick merritt
User Rank
Author
Re: TSMC is going to smash assembly house
rick merritt   11/8/2013 1:25:29 PM
NO RATINGS
Hi Zvi; Does your approach address the issue of getting higher bandwidth between the memory and logic (processor and RAM)?

rick merritt
User Rank
Author
Re: Poor man's 3D IC for Apple A7 ...
rick merritt   11/8/2013 1:23:56 PM
NO RATINGS
@ Chipmonk: Over email I invited Richard Yee of Samsung, one of the people at the ARM Tech Con booth, to answer your question about the demo. Good question and I appreciate your observations.

Just to clarify, the person at the panel was saying the pcb between the memory chip (I guess the PoP you reference) and the A7 on the other side of the board was surprsingly simple (6 layers total). The combo of the A7, simple pcb and memory stack on the other side of the board was what he referred to as a "poor man's 3-D IC."

krisi
User Rank
CEO
Re: Poor man's 3D IC for Apple A7 ...
krisi   11/8/2013 12:55:19 PM
NO RATINGS
Very imsightful comments @chipmonk0...would you be interested in giving a talk on this topic at CMOS emerging technologies symposium in Grenoble in 2014? preliminary program at www.cmosetr.com, kris.iniewski@gmail.com

chipmonk0
User Rank
Manager
Poor man's 3D IC for Apple A7 ...
chipmonk0   11/8/2013 11:54:02 AM
NO RATINGS
@ Rick :

that "poor man's 3D IC " you heard about at the IWLPC workshop was none other than the lowly PoP package I had commented on re: your blog last week on ChipWorks teardown of the new iPad Air. For at least the last 3 years the PoP package has been ubiquitous in all Smart Phones and many Tablets ( though not in iPads anymore ).

re: 3D IC with TSVs you could look up my comments in EE Times following SemiCon West ( where I had given a 1 hr long invited talk on it ) back in July. As someone who was very involved in developing the Adv. Packaging technologies now considered critical to Smart Phones etc., IMHO that the mainstream effort for 3-d w/ TSVs has been sub - par when it comes to giving enough attention to the basic Science and not sufficiently result oriented ( too big a role of newbie W. European Labs with socialized money ), hence the delay / high cost.

However not all 3D - stacking in the Wide I/O format require TSVs e,g. if you stick just one DRAM face down on top of a SoC. If that single DRAM has enough Bytes then TSVs and all the associated pain can be avoided. Such stacks have been built, the energy for data xfer at a 2x higher Bandwidth has been measured to be just a quarter of that for PoP.

This could very well be the "low pain" replacement for good ole PoP as LP DDR size goes beyond 8Gb per chip.

From your Slide Show report of Nov 4 on ARM Tech Con I see that Samsung was claiming very similar improvements by combining their Exynos Octa to Wide I/O RAM.  Unfortunately I missed the TechCon Exhibition as it had not yet opened on Tuesday Oct 29 when I had my paper there. Wonder if Samsung too was using a single Wide I/O DRAM face down. And how bout the Clock Rate and Bandwidth ?

Appreciate if you can get back to your contacts at Sam and do a little poking around.

Or_Bach
User Rank
Rookie
Re: TSMC is going to smash assembly house
Or_Bach   11/8/2013 9:06:38 AM
NO RATINGS
The real win is with the other type of 3D IC - the monolithic 3D. Samsung is already in massproduction with their 3D NAND and others are about to join. And we are now seeing good progress with monolithic 3D IC for logic as well. While dimensional scaling was for many years the best path to increase device functionaly or reduce device cost it is not anymore. The industry path forward now is monolithic 3D.

<<   <   Page 2 / 3   >   >>


Most Recent Comments
Susan Rambo
 
AZskibum
 
AZskibum
 
alex_m1
 
alex_m1
 
AZskibum
 
AZskibum
 
_hm
 
_hm
Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
<b><a href=Betajet">

The Circle – The Future's Imperfect in the Present Tense
Betajet
5 comments
The Circle, a satirical, dystopian novel published in 2013 by San Francisco-based writer Dave Eggers, is about a large, very powerful technology company that combines aspects of Google, ...

Max Maxfield

Recommended Reads From the Engineer's Bookshelf
Max Maxfield
27 comments
I'm not sure if I read more than most folks or not, but I do I know that I spend quite a lot of time reading. I hate to be idle, so I always have a book or two somewhere about my person -- ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...