Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
sarkalgud
User Rank
Author
Reducing capacitance
sarkalgud   11/22/2013 1:40:53 AM
NO RATINGS
Herb is probably tied up with the interposer workshop at GIT, so I'll jump in - Simon's point was that the world is going to 3D IC, which means using vertical interconnects/Through Silicon Vias to connect stacked chips. Using TSVs decreases line lengths significantly, and this is where the decrease in resistance and capacitance occurs.   

chipmonk0
User Rank
Author
Re: " ... minimizing interconnect length and capacitance, as well as offering very broad buses, .. "
chipmonk0   11/19/2013 10:32:48 AM
NO RATINGS
this article seems to be an Orphan. still no response from the author !

chipmonk0
User Rank
Author
Re: " ... minimizing interconnect length and capacitance, as well as offering very broad buses, .. "
chipmonk0   11/16/2013 1:18:33 AM
NO RATINGS
shortening interconnects is the rather obvious way but not easy. I was actually waiting for a reply from the author himself since he might have more specific information. 

Astronut0
User Rank
Author
Re: " ... minimizing interconnect length and capacitance, as well as offering very broad buses, .. "
Astronut0   11/15/2013 7:12:16 PM
NO RATINGS
Reducing wire length automatically reduces capacitance.  There may be other ways to influence capacitance, but wire length is the big one.

chipmonk0
User Rank
Author
" ... minimizing interconnect length and capacitance, as well as offering very broad buses, .. "
chipmonk0   11/15/2013 12:05:26 PM
NO RATINGS
So what is being done to minimize interconnect Capacitance ? Who is doing it ?

Deepak1982
User Rank
Author
Nice article
Deepak1982   11/15/2013 7:09:48 AM
NO RATINGS
Good to see you writing on EETimes, Herb... looking forward to your next article.

- Deepak Sekar, Rambus.



Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Most Recent Comments
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...