REGISTER | LOGIN
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
R_Colin_Johnson
User Rank
Author
Re: Knights Landing in 14nm
R_Colin_Johnson   11/20/2013 11:15:41 AM
NO RATINGS
I asked them specifically if they would use a 2.5-D silicon interposer, but all they would say is that it will be "high bandwidth".

rick merritt
User Rank
Author
Re: Knights Landing in 14nm
rick merritt   11/20/2013 11:12:58 AM
NO RATINGS
It will be interesting to see if Intel uses the 2.5-D approach Xilinx pioneered or...

R_Colin_Johnson
User Rank
Author
Knights Landing in 14nm
R_Colin_Johnson   11/20/2013 10:40:07 AM
NO RATINGS
One thing I forgot to mention is that the next-generation Xeon Phi will be implemented in Intel's 14-nanometer process technology--which should shrink the die even though the whole package may stay the same size or even grow depending on how many memory die are added is alongside the processor.

<<   <   Page 2 / 2


Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook