Embedded Systems Conference
Breaking News
Newest First | Oldest First | Threaded View
User Rank
Re: Design Creation for FPGA
garydpdx   11/24/2013 5:48:56 PM
To create parallel multicore systems, many FPGA tools fall short because they are design assembly and implementation infrastructure, lacking in analysis.  At Space Codesign, one of the ways that our SpaceStudio ESL hardware/software codesign tool can be used, is as a design creation front end for FPGA tool infrastructures like Xilinx Vivado (and likely others).  We published a position paper on this topic on this site a few weeks ago ...




The key to supercomputer performance is that your architecture is optimized for an application, or family of applications.  Knowing the internal details of a processor core or FPGA device (there are architecture diagrams available, after all!) but it is the system level performance that comes into play, at the end of the day.

User Rank
Re: More details also in comp.arc
betajet   11/21/2013 7:28:05 PM
Peter Kogge has an interesting article called Next-Generation Supercomputing (IEEE Spectrum, January 2011).  In it he states that the bottleneck with next-generation supercomputing is not the speed of floating-point processors.  The problem is that the power needed to transfer data to and from those processors is much higher than the power used by the processors themselves.  So a conventional computer memory hierarchy with caches and main memory becomes impractical.

A possible solution?  How about FPGAs as I mentioned above -- you arrange the FPGA logic implementing your problem so that each result is pumped to adjacent or at least nearby processing elements, not bothering with register files and caches.  However, it's not practical to do this because of... FPGA tools, as I just described.  JMO/YMMV

User Rank
Re: More details also in comp.arc
betajet   11/21/2013 7:11:41 PM
An FPGA-based reconfigurable computing engine has the potential to be a superb high-performance supercomputer.  Unfortunately, FPGA tools are not up to the task as discussed in this 2007 article.  It has to be as easy to design parallel hardware data paths as it is to write code for general-purpose CPUs, and that's not the case with current FPGA design languages and tools.  FPGA tool research has always been stymied by the fact that no major FPGA manufacturer publishes their internal architecture so that the research community can develop efficient design tools for reconfigurable computing.  It would be like Intel refusing to publish the X86 instruction set and requiring everyone to program in PL/M using a compiler provided by Intel.  I believe this is the primary reason CPU makers sell billions and FPGA makers have stayed small.  JMO/YMMV

Caleb Kraft
User Rank
Re: More details also in comp.arc
Caleb Kraft   11/21/2013 1:59:52 PM
Do you feel like there never will be any new ideas?

As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Most Recent Comments
David Ashton
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...