Embedded Systems Conference
Breaking News
Newest First | Oldest First | Threaded View
User Rank
Re: Design Creation for FPGA
garydpdx   11/24/2013 5:48:56 PM
To create parallel multicore systems, many FPGA tools fall short because they are design assembly and implementation infrastructure, lacking in analysis.  At Space Codesign, one of the ways that our SpaceStudio ESL hardware/software codesign tool can be used, is as a design creation front end for FPGA tool infrastructures like Xilinx Vivado (and likely others).  We published a position paper on this topic on this site a few weeks ago ...




The key to supercomputer performance is that your architecture is optimized for an application, or family of applications.  Knowing the internal details of a processor core or FPGA device (there are architecture diagrams available, after all!) but it is the system level performance that comes into play, at the end of the day.

User Rank
Re: More details also in comp.arc
betajet   11/21/2013 7:28:05 PM
Peter Kogge has an interesting article called Next-Generation Supercomputing (IEEE Spectrum, January 2011).  In it he states that the bottleneck with next-generation supercomputing is not the speed of floating-point processors.  The problem is that the power needed to transfer data to and from those processors is much higher than the power used by the processors themselves.  So a conventional computer memory hierarchy with caches and main memory becomes impractical.

A possible solution?  How about FPGAs as I mentioned above -- you arrange the FPGA logic implementing your problem so that each result is pumped to adjacent or at least nearby processing elements, not bothering with register files and caches.  However, it's not practical to do this because of... FPGA tools, as I just described.  JMO/YMMV

User Rank
Re: More details also in comp.arc
betajet   11/21/2013 7:11:41 PM
An FPGA-based reconfigurable computing engine has the potential to be a superb high-performance supercomputer.  Unfortunately, FPGA tools are not up to the task as discussed in this 2007 article.  It has to be as easy to design parallel hardware data paths as it is to write code for general-purpose CPUs, and that's not the case with current FPGA design languages and tools.  FPGA tool research has always been stymied by the fact that no major FPGA manufacturer publishes their internal architecture so that the research community can develop efficient design tools for reconfigurable computing.  It would be like Intel refusing to publish the X86 instruction set and requiring everyone to program in PL/M using a compiler provided by Intel.  I believe this is the primary reason CPU makers sell billions and FPGA makers have stayed small.  JMO/YMMV

Caleb Kraft
User Rank
Re: More details also in comp.arc
Caleb Kraft   11/21/2013 1:59:52 PM
Do you feel like there never will be any new ideas?

Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Awesome 3D Electronic Sculptures
Max Maxfield
I recently received an email from someone we'll call Martin (because that's his name). Martin's message was short and sweet. In its entirety it read: "You need to see this!"

Jack Ganssle, Embedded.com

Processor Pinups
Jack Ganssle, Embedded.com
My wife and I joke about our “adult” magazines. For her, those are the publications about beading. For me, they’re tool catalogs and Fine Woodworking magazine. The latter ...

Rajaram Regupathy, Cypress Semiconductor

Add USB Battery Charging Protocols to an Android-Based Design
Rajaram Regupathy, Cypress Semiconductor
Post a comment
Editorial Note: Excerpted from Unboxing Android: A hands on approach with real world examples, by Rajaram Regupathy, the author takes you through the process incorporating effective power ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll