Breaking News
Comments
Newest First | Oldest First | Threaded View
Daniel Payne
User Rank
CEO
Re: FinFET Graphic Renderings
Daniel Payne   1/20/2014 7:58:21 PM
NO RATINGS
This article shows a comparison of current flow between planar CMOS and FinFET devices: http://www.realworldtech.com/intel-22nm-finfet/

C VanDorne
User Rank
CEO
FinFET Graphic Renderings
C VanDorne   12/6/2013 3:56:17 PM
NO RATINGS
I love the graphic renderings of these FinFETs.  Has anyone seen a resource that shows these next to a traditional 2D design, complete with explanation of how electrons flow in both designs?  That way a non-device designer can see exactly what it is that makes these FinFETs advantageous?

Thanks.

Carey.Robertson
User Rank
Blogger
Re: FD-SOI easier?
Carey.Robertson   12/2/2013 5:36:37 PM
NO RATINGS
From a stictly designer perspective, yes, I think FD SOI has advantages because it allows the freedom and flexibility of a planar or 2d process.  This is especially attractive to analog designers who are looking to create very custom devices and optimize for timing, frequency, noise, etc.

The profit
User Rank
Rookie
Evolution
The profit   12/2/2013 12:44:09 PM
NO RATINGS
FinFETs just quantize the size of transistors and to make them manufactureable the fin pitch and poly pitch need to be pretty much fixed.

The thing I think the foundaries are missing is planar devices for analog circuits that do not translate well to FinFET.  They should be able to do it the same way traditional CMOS processes can have bipolar devices.  While die area for planar circuits would be bigger, it would make the process more flexible and give designers a stepping stone between planar processes and full FinFET design.

Charles.Desassure
User Rank
Manager
Learning Curve
Charles.Desassure   11/28/2013 10:58:08 PM
NO RATINGS
Well, with everything else, FinFET technologies  will have to stand the test of time to see if it can reduce costs, if it is reliable, and if it can support the many devices that are on the market.  If it can, the learning curve for FinFET technologies will not be a problem for designers.

Adele.Hars
User Rank
Rookie
FD-SOI easier?
Adele.Hars   11/28/2013 1:16:18 PM
NO RATINGS
Interesting post, Carey. Do you think, from the designer's perspective then, FD-SOI would be easier? 



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Oh, No! My Antique Analog Meter Has Twitched Its Last
Max Maxfield
6 comments
Well, life is certainly full of ups and downs, isn't it? When it comes to the antique analog meters I'm using in a number of my hobby projects, things appeared to be going swimmingly well, ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)