Embedded Systems Conference
Breaking News
Comments
Adele.Hars
User Rank
Author
FD-SOI easier?
Adele.Hars   11/28/2013 1:16:18 PM
NO RATINGS
Interesting post, Carey. Do you think, from the designer's perspective then, FD-SOI would be easier? 

Carey.Robertson
User Rank
Author
Re: FD-SOI easier?
Carey.Robertson   12/2/2013 5:36:37 PM
NO RATINGS
From a stictly designer perspective, yes, I think FD SOI has advantages because it allows the freedom and flexibility of a planar or 2d process.  This is especially attractive to analog designers who are looking to create very custom devices and optimize for timing, frequency, noise, etc.

Charles.Desassure
User Rank
Author
Learning Curve
Charles.Desassure   11/28/2013 10:58:08 PM
NO RATINGS
Well, with everything else, FinFET technologies  will have to stand the test of time to see if it can reduce costs, if it is reliable, and if it can support the many devices that are on the market.  If it can, the learning curve for FinFET technologies will not be a problem for designers.

The profit
User Rank
Author
Evolution
The profit   12/2/2013 12:44:09 PM
NO RATINGS
FinFETs just quantize the size of transistors and to make them manufactureable the fin pitch and poly pitch need to be pretty much fixed.

The thing I think the foundaries are missing is planar devices for analog circuits that do not translate well to FinFET.  They should be able to do it the same way traditional CMOS processes can have bipolar devices.  While die area for planar circuits would be bigger, it would make the process more flexible and give designers a stepping stone between planar processes and full FinFET design.

CC VanDorne
User Rank
Author
FinFET Graphic Renderings
CC VanDorne   12/6/2013 3:56:17 PM
NO RATINGS
I love the graphic renderings of these FinFETs.  Has anyone seen a resource that shows these next to a traditional 2D design, complete with explanation of how electrons flow in both designs?  That way a non-device designer can see exactly what it is that makes these FinFETs advantageous?

Thanks.

Daniel Payne
User Rank
Author
Re: FinFET Graphic Renderings
Daniel Payne   1/20/2014 7:58:21 PM
NO RATINGS
This article shows a comparison of current flow between planar CMOS and FinFET devices: http://www.realworldtech.com/intel-22nm-finfet/



Top Comments of the Week
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Special Video Section
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...