Embedded Systems Conference
Breaking News
Comments
Oldest First | Newest First | Threaded View
toom_tabard
User Rank
Author
3D NAND Challenges
toom_tabard   12/3/2013 2:06:34 PM
Great article Gary.

The cost aspects of Samsung/Toshiba's vertical channel 3D NAND approaches were published last month in the IEEE Transactions on Semiconductor Manufacturing (see the following link for free download: http://bit.ly/1imVpBb)

A description of these cost challenges along with other technical issues can be found here at 3DIncites: http://bit.ly/17c1DPw

The main points are:

(1) If those vertical holes and slits are beyond a few tenths of a degree from the normal (in other words, if they are slightly slanted), the whole concept is no longer economically viable and can be undercut in cost by other approaches.

(2) The string currents rapidly decline as densities/capacities increase to the point where the question arises whether such approaches are indeed foundations for several generations to come or are simply one-offs.

Full disclosure - Both the IEEE paper and the 3DIncites piece were written by me.

FraAmelia
User Rank
Author
SS 3D: 24 layers
FraAmelia   12/4/2013 4:23:43 AM
NO RATINGS
Based on what SS discolsed the 128Gb V-NAND has 24 layers not 32. could you please comment?

thanks

etienneazerty
User Rank
Author
Re: 3D NAND Challenges
etienneazerty   12/4/2013 7:57:54 AM
NO RATINGS
Frankly, all the references you gave are based on a etch process that is flawn. Very high aspect ratio etch has no relation with conventional etching, notion like taper angle are inexistent.

With the same number DRAM capacitance scaling is impossible since many generations. Samsung is leader in DRAM by the way, so such etching technology is all but new.

I really think that we need a guy to catch a VNAND die, cut it and show to the community what is really inside so "consultants" can start from real numbers.

resistion
User Rank
Author
Quadruple patterning cheap enough?
resistion   12/7/2013 9:15:19 AM
NO RATINGS
16 nm needs quadruple patterning or 2x double patterning but chips per area not doubled. So patterning cost not doubled? Otherwise stay at 20 nm.



Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...