Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
HerbR0
User Rank
Rookie
Re: Reality vs. Hype?
HerbR0   12/23/2013 3:58:48 PM
NO RATINGS
Hello Blaine, your analysis of the blog is correct.

The title of the Ericsson presentation was " Si-photonics and evolved packaging: A system vendor perspective" and focused on the SYSTEM-level benefits of Silicon-Photonics. Interposers are an important (and currently the most promising) means to reap all the benefits Photonics can offer.

Stephane Lessard did a great job to convey the many system-level reasons for deploying photonics. Several presenters before and after him complemented his message well by outlining interposer benefits and technology readiness from a component perspective.

I hope you are right with your assessment that  this technology may very well be in full swing by 2016. My previous work on lengthy component- and system-level qualification efforts with service providers may make me too sceptical in this regard. The significant benefits and competitive pressure may accelerate this transition.  

eafpres1
User Rank
Rookie
Reality vs. Hype?
eafpres1   12/22/2013 11:55:09 PM
NO RATINGS
Reading the original blog, the Ericsson quote seems to refer to optical interconnects in general vs. interposer designs or 2.5D or 3D or any other particular route.

Consider there are commercial products at the cable level with bits of Si Photonics in them, and many companies suggesting a lot more products by mid-2014, saying a transition could be in "full swing" (whatever that really means) by 2016 isn't such a huge stretch. If we take that to mean by the end of 2016, that is still 3 full years.  If "full swing" means that optical interconnects are taking market share in some areas, that sounds plausible.

Herb, since you were there, can you clarify what you think was meant by the comments?  Was this purely an Ericsson perspective, or more general?

Blaine Bateman

President, EAF LLC

HerbR0
User Rank
Rookie
Re: Shifting the goalpost
HerbR0   12/20/2013 1:05:23 PM
NO RATINGS
Dear Chipmonk,

May I invite you for an in-depth discussion during a nice dinner or an extended lunch? Of course, my treat! I would like to learn from you how I can better contribute to innovation and also understand your outlook for our industry.

Please give me a few days notice when you tell me when and where we can meet.....Herb

krisi
User Rank
CEO
Re: Shifting the goalpost
krisi   12/19/2013 10:24:20 AM
NO RATINGS
@chipmonk0: I am editing a book on this topic, if you want to expand your writing to a book chapter pls let me know...kris.iniewski@gmail.com

rick merritt
User Rank
Blogger
Re: Shifting the goalpost
rick merritt   12/19/2013 3:10:20 AM
NO RATINGS
@Chipmonk: Send it on to rick.merritt@ubm.com

BTW, Xilinx is producing 2.5-D parts with plans for a widening variety of products, admittedly low volume and high price.

Huawei is working with Altera on offerings. Micron has its Hyper Memory Cube sampling. SK Hynix has a similar design. IBM is working with Micron on its own designs and several companies including even the relatively conservative Broadcom are talking about 2.5-D switches with silicon photonics in 2015-16.

So it aint all hype.

chipmonk0
User Rank
CEO
Re: Shifting the goalpost
chipmonk0   12/19/2013 12:11:09 AM
NO RATINGS
@ Rick : this 2.5 / 3d hype nonsense has gone on for far too long. I am ready to take up your earlier challenge to write something up for EE Times.  I should be able to cobble something together  ( with a dash of Math perhaps ) during the break. If that still makes sense then let us have your e-mail address at EE Times.

rick merritt
User Rank
Blogger
Re: Shifting the goalpost
rick merritt   12/18/2013 11:29:18 PM
NO RATINGS
@Chipmonk: Unfortunately, that is probably the deflation the hype deserves at this stage.

That said this is onje of those tools that will be golden as Moore's Law chugs toward a halt.

chipmonk0
User Rank
CEO
Shifting the goalpost
chipmonk0   12/17/2013 1:17:45 PM
NO RATINGS
seems likely all the recently minted experts and champions of Advanced Packaging technologies like 2.5 d interposers and 3 d die stacking, who had been making wild predictions that every iPhone SoC / GPU amd DRAM would soon come in one of these modules, have finally wised up and shifted their sights to heterogeneous integration ( e,g. electronic to optical ) where the higher costs are more acceptable because there are no good alternatives.

get reaady for another hype cycle by paid shills posing as technologists

HerbR0
User Rank
Rookie
Re: 2016?
HerbR0   12/16/2013 7:00:54 PM
NO RATINGS
I agree with you, your FIRST interposer design will take longer than the SoC route, because you need to make yourself, your company and key people at your customer(s) familiar with this new technology .... That's exactly the reason why many companies quietly are currently developing interposer solutions and why IP vendors like Rambus and Invensas publizise their interposer capabilities now.

The benefits of deploying a new technology the first time are typically not that great, but mastering a new technology and deploying it widely, ahead of the competition, that's how you can get ROI's others can only dream about....

In the mid1990s the big IP-reuse wave in SoC design started and grew, against the voices of many sceptics. Now, 20+ years later, IP reuse of legacy code, even integration of 3rd party IP is possible now and a must use to compete effectively.

The modularity DIE-LEVEL IP brings to 2.5D or 3D-ICs brings, will offer us even bigger advantages, especially in reducing development cost, time and respin risk.  Just look at an early example:  Xilinx' rapidly growing family of products, combining FPGA die with other functions on an interposer. 

 

krisi
User Rank
CEO
Re: 2016?
krisi   12/16/2013 6:39:39 PM
NO RATINGS
Herb: Why is interposer reducing development time? You need to qualify new technology (silicon photonics) and learn how to use it it might actually take longer...Kris

Page 1 / 2   >   >>


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
Post a comment
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
6 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
29 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
128 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

latest comment mhrackin Where's the "empty bin" link?
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)