Embedded Systems Conference
Breaking News
Newest First | Oldest First | Threaded View
Charlie Cheng
User Rank
Re: IC industry, the deck is stacked against "start ups"
Charlie Cheng   1/7/2014 7:59:37 PM
Happy New Year! Sorry it's taken me so long to respond.... 

Sparse matrix is set of linear equations that have little in ways of value for most variables.  I found it interesting at school that techniques to solve them is quite different from ones w/ densely populated variables.  Not that I was any good at Math, but I thought the current business dilmma is strikingly similar to this math problem. 

The trend has indeed been there, probably since before I joined the semiconductor fratnerity.  But it's gotten a LOT worse, because of the skewed scale and the race to super-efficiency.  

Embarrassingly, even if my proposed way to view the problem is correct, I am afraid I don't have a silver bullet to solve this problem.  But trust me, I am trying :-)

Thanks for everyone comments.  Now that I've blogged one, I will blog more, LoL 

User Rank
IC industry, the deck is stacked against "start ups"
tektonikshift   1/2/2014 7:04:55 PM

Good article. This trend (increasing complexity, capital, cycle time) has been in place for years. 

"   you would also agree that the odds are more against startups than large semiconductor companies. "

USA based start up IC companies are rare. 


User Rank
Re: Sparse Matrix
HerbR0   12/30/2013 5:14:28 PM
Hi, Good questions, thanks!

The best definition of Sparse (and the opposite, Dense) Matrix I found in Wikipedia is at http://en.wikipedia.org/wiki/Sparse_matrix

I can't answer for Charlie and his reasons to express this SoC challenge with MATH terminology. I am sure Charlie will get back to you after the holidays.

I worked for Synopys in the early days of Soc IP adoption. At that time the IDMs and foundries used ONE flavor of process technology for every node and offered high-speed and low-power libraries to add some flexibility for DIGITAL only designs.

For today's mixed signal SoC designs we can't live with such limited "flexibility" any more, so foundries offer - at today's mainstream nodes - process flavors that offer more digital and also mixed-signal design flexibilty BUT complicate IP selection for IC designers. That's the topic Charlie addresses in his blog.

You may have heard already that 16/14 nm processes will become available in only one or very few flavors. You may think the IP selection challenges may go away again. Sorry, not likely --- because these advanced nodes will limit designers' ability to implement very high-speed AND very low-power logic, large memories, analog/RF, etc in the SoC. They'll encourage partitioning into multiple die. This die-level IP, when available, can be mounted side-by-side on an interposer or stacked vertically in one package. The SoC designer can of course, if performance requirements, board-space and power budget allow, also opt for separately packaged functions and assemble these ICs on a PCB.

If you know of a more elegant solution, please share it with us !

Happy New Year ...Herb



User Rank
Re: Sparse Matrix
sranje   12/30/2013 3:56:45 PM
Can you please define "sparse matrix"

Why introducing such term?

Is there not an elegant well known alternative?

Perhaps the insights provided are good -- if one would know for certain what are you trying to say and talk about


Cheers and Happy 2014 !!

User Rank
Re: Sparse Matrix
HerbR0   12/24/2013 2:44:50 PM
Charlie, Thank you very much for pointing out so clearly a major weakness of our current semiconductor IP offering - too few flavors to give SoC designers full flexibilty in choosing the right process technology for their SoC design.

As you would expect from me, let's use this opportunity to highlight a major benefit of 2.5D and 3D-ICs: HETEROGENEOUS INTEGRATION. As 2.5/3D technologies evolve, system- and IC designers will soon be able to combine their SoC with DIE-LEVEL IP offering different functions (Logic, Memory, Analog, R/F, MEMS,..), manufactured in their most suitable process technology, side-by-side on an interposer or, eventually,even vertically stacked in one package.

Yes, there is still a lot of work ahead of us, to build a strong die-level IP ecosystem and offer true modularity for SoC design.
It's up to System- and IC designers to ask for this Heterogeneous Integration capability and accelerate the necessary development efforts at IP providers.

By the way, "qualifying" proven die-level IP in conjunction with a unique SoC will be much easier and faster than qualifying a soft-IP core together with custom logic.

Looking forward to your comments!...Herb



User Rank
Sparse Matrix
junko.yoshida   12/23/2013 5:58:47 PM
@Charlie, an interesting blog you contributed here. Thank you! However, i am still not sure what exactly you mean by "Sparse Matrix."

Since when has the matrix become "sparse" (wasn't it always sparse?), and what made it "sparse" (Internet?)?

I would appreciate it if you could articulate what you mean by "sparse matrix"....

Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

March 28 is Arduino Day -- Break Out the Party Hats!
Max Maxfield
Well, here's a bit of a conundrum. I just received an email from my chum David Ashton who hails from the "Unfinished Continent" Down Under. David's message was short and sweet; all he said ...

Bernard Cole

A Book For All Reasons
Bernard Cole
1 Comment
Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...

Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll