Happy New Year! Sorry it's taken me so long to respond....
Sparse matrix is set of linear equations that have little in ways of value for most variables. I found it interesting at school that techniques to solve them is quite different from ones w/ densely populated variables. Not that I was any good at Math, but I thought the current business dilmma is strikingly similar to this math problem.
The trend has indeed been there, probably since before I joined the semiconductor fratnerity. But it's gotten a LOT worse, because of the skewed scale and the race to super-efficiency.
Embarrassingly, even if my proposed way to view the problem is correct, I am afraid I don't have a silver bullet to solve this problem. But trust me, I am trying :-)
Thanks for everyone comments. Now that I've blogged one, I will blog more, LoL
The best definition of Sparse (and the opposite, Dense) Matrix I found in Wikipedia is at http://en.wikipedia.org/wiki/Sparse_matrix
I can't answer for Charlie and his reasons to express this SoC challenge with MATH terminology. I am sure Charlie will get back to you after the holidays.
I worked for Synopys in the early days of Soc IP adoption. At that time the IDMs and foundries used ONE flavor of process technology for every node and offered high-speed and low-power libraries to add some flexibility for DIGITAL only designs.
For today's mixed signal SoC designs we can't live with such limited "flexibility" any more, so foundries offer - at today's mainstream nodes - process flavors that offer more digital and also mixed-signal design flexibilty BUT complicate IP selection for IC designers. That's the topic Charlie addresses in his blog.
You may have heard already that 16/14 nm processes will become available in only one or very few flavors. You may think the IP selection challenges may go away again. Sorry, not likely --- because these advanced nodes will limit designers' ability to implement very high-speed AND very low-power logic, large memories, analog/RF, etc in the SoC. They'll encourage partitioning into multiple die. This die-level IP, when available, can be mounted side-by-side on an interposer or stacked vertically in one package. The SoC designer can of course, if performance requirements, board-space and power budget allow, also opt for separately packaged functions and assemble these ICs on a PCB.
If you know of a more elegant solution, please share it with us !
Charlie, Thank you very much for pointing out so clearly a major weakness of our current semiconductor IP offering - too few flavors to give SoC designers full flexibilty in choosing the right process technology for their SoC design.
As you would expect from me, let's use this opportunity to highlight a major benefit of 2.5D and 3D-ICs: HETEROGENEOUS INTEGRATION. As 2.5/3D technologies evolve, system- and IC designers will soon be able to combine their SoC with DIE-LEVEL IP offering different functions (Logic, Memory, Analog, R/F, MEMS,..), manufactured in their most suitable process technology, side-by-side on an interposer or, eventually,even vertically stacked in one package.
Yes, there is still a lot of work ahead of us, to build a strong die-level IP ecosystem and offer true modularity for SoC design. It's up to System- and IC designers to ask for this Heterogeneous Integration capability and accelerate the necessary development efforts at IP providers.
By the way, "qualifying" proven die-level IP in conjunction with a unique SoC will be much easier and faster than qualifying a soft-IP core together with custom logic.
Replay available now: A handful of emerging network technologies are competing to be the preferred wide-area connection for the Internet of Things. All claim lower costs and power use than cellular but none have wide deployment yet. Listen in as proponents of leading contenders make their case to be the metro or national IoT network of the future. Rick Merritt, EE Times Silicon Valley Bureau Chief, moderators this discussion. Join in and ask his guests questions.