Breaking News
Comments
Newest First | Oldest First | Threaded View
DrFPGA
User Rank
Blogger
Re: FPGA SEU
DrFPGA   1/29/2014 1:15:30 PM
NO RATINGS
Thanx for reposting this one. State machines can get really messed up if you get an error. If the state machine helps reconfigure the FPGA to clean out erroros it can be a REAL problem...

DrFPGA
User Rank
Blogger
Re: SEE vs Soft error rate
DrFPGA   1/29/2014 1:13:07 PM
NO RATINGS
Yep- and the use of Flash memory for configuration embedded in the fabric is a big advantage in Microsemi FPGAs too.

paul.dillien
User Rank
Blogger
Re: Simplistic question
paul.dillien   1/29/2014 11:52:14 AM
NO RATINGS
Hi sa_penguin 

The concept of using RAID is a bit different to the situation on an FPGA.  Let me explain.

RAID (as I understand it) is looking to spread the data over a number of different disks.  That way, if a disc fails, the error detection and correct codes can reconstitute the data and recover the errors.  The same basic technique can be applied to application data stored inside the memory blocks on the FPGA.  Thinking about it though, there might be a virtue in spreading the data across the different blocks of memory inside the FPGA.  I say that because there is a probability that a particle can "flip" more than one adjacent cell as is speeds through the silicon.  This could cause multiple errors on the same word stored in memory.

The other problem with SEUs in an FPGA is that the particle might flip a storage bit from the configuration.  If the bit is active in that particular design (and 9 out of 10 are not), then it could change the logic and cause a malfunction until the error is purged.  There is no eqivalent of RAID to correct the configuration data, but the chips can be set to test for flipped bits.

paul.dillien
User Rank
Blogger
Re: FPGA SEU
paul.dillien   1/29/2014 11:39:16 AM
NO RATINGS
Hi Adele Hars

You are right that SOI has a good performance with regards to SEUs.  To date, none of the FPGA vendors have produced a product using SOI, or SOI-FinFET technology.  The other big advantage claimed for it is for low leakage current, which is an important part of the total supply current.  It would take a lot of effort to design the chips on SOI, and the ST process is larger than the 20nm planar or 14nm FinFET that is the current focus of Xilinx and Altera.  But you never know in this industry...

sa_penguin
User Rank
Manager
Simplistic question
sa_penguin   1/28/2014 8:12:14 AM
NO RATINGS
OK, I'm a simple guy, I ask simple questions.

These "single events" have the potential to flip the charge on a gate- got it.  And this is bad for memory exposed to radiation. OK then, how about the solution used to compensate for poor memory, in all major business setups?

In short - what about RAID?

On a small scale, I supose you'd call it RAIM (redundant array of independent memory). Options would range from RAIM-1 mirrored data, through to RAIM-5 or higher. You can lock out segments with persistent faults, or choose to dismiss parity faults as a "one off" due to a single event radiation particle.

Is that a viable solution? Does spreading copies of data over a wider area reduce the risk of corruption?

Adele.Hars
User Rank
Rookie
Re: FPGA SEU
Adele.Hars   1/8/2014 7:43:52 AM
NO RATINGS
Re: SEU/SEE/SER on post 40nm chips in general - a hot topic: ST just presented a paper (#31.1) at IEDM entitled Technology Downscaling Worsening Radiation Effects in Bulk: SOI to the Rescue. IBM makes a similar argument for SOI-FinFETs (see http://www.advancedsubstratenews.com/2013/04/ibm-finfet-isolation-considerations-and-ramifications-bulk-vs-soi/)

MS243
User Rank
Manager
SEE vs Soft error rate
MS243   1/7/2014 7:18:59 PM
NO RATINGS
Packaging and environmental / use case factors can result in a high soft error rate independant of altitude or geographic location.    Microsemi FPGA's for example employ low alpha particle packaging  -- the contribution by packaging can take a FIT rate in the low 10's and turn it into a fit rate of over 10,000 just due to high alpha packaging, or airborne particles.

lukemiller
User Rank
Rookie
Re: FPGA SEU
lukemiller   1/7/2014 1:52:28 PM
NO RATINGS
Adam-Taylor
User Rank
Blogger
FPGA SEU
Adam-Taylor   1/7/2014 3:45:00 AM
NO RATINGS
I should add I wrote a paper a few years ago looking at SEU protection for state machines which is here

http://www.eetimes.com/document.asp?doc_id=1278452

Adam-Taylor
User Rank
Blogger
SEE
Adam-Taylor   1/7/2014 3:40:26 AM
NO RATINGS
SEE (Single Event Effects) are an often misunderstood issue and this often leads to confusion in the design and mitigation strategy.

Terrestrial SEE come from two sources the first being atmospheric neutrons,  while the second is alpha particles emitted from the package itself. Obviously the second cause the manufacturers have some control over and do go to great lengths to prevent. The rate of atmospheric neutrons will change with both altitude and latitude.

When considering SEE mitigation you must look at the type and what you are trying to protect e.g. configuration memory or user logic as the implementation will be different. There are a few different types SEE can be grouped into

Single Event Transient - when a SEE hits a combinatorial gate or signal line creating a temporary glitch.

Single Event Upset - When a SEE hits a memory or register and flips the state of it this is what people traditionally think of when they think of SEE

Multiple bit upset - when a SEE corrupts more than one memory or register bit.

Single Event functional interrupt - when a SEE hits logic which prevents the device from operating correctly without power cycle / re configuration - This is only really a consideration for space flight.

Xilinx have I know spent a lot of time and effort through the Rosetta programme to establish the FIT rate per Mega Bit of configuration and user memory. This enables when coupled with the essential bits technology the ability to determine the actual MTBF between SEE effects on your FPGA and hence the probability of success for your FPGA in seeing a SEE during the time it is powered on. What that means in reality is that often the best mitigation against SEE for some applications (not life critical, mission critical and so on) is to regularly reconfigure the device.

There is a really good handbook which can be downloaded from the ESA website called "Space Engineering Product Assurance, Techniques for Radiation Effects Mitigation in ASICS and FPGAs" it is very comprehensive and is a good read for anyone working in high reliability applications where SEE have to be considered.



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
3 comments
An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely unfamiliar. ...

Max Maxfield

What's the Best Traveling Toolkit?
Max Maxfield
23 comments
A few years ago at a family Christmas party, I won a pocket knife as part of a "Dirty Santa" game. This little scamp was a Buck 730 X-Tract. In addition to an incredibly strong and sharp ...

Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
10 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
42 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Top Comments of the Week
Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)