too many Govt. funded European Labs getting involved and putting out misleading white noise branded as scientific research. They are neither result oriented nor sufficiently grounded in Physics or comprehensive methodologies to develop whole new technologies for commercial application. Rather than comprehend the total challenge they indulge only in piecewise optimization - the result : endless "Technical" Conferences that evade the core technical challenges but keep harping on cost & supply chain issues instead!
Only belatedly have these European "Researchers" recognized the folly of the process flow ( derived from "Powerpoint Engr." w/o the benefit of Physics, data or even Engr. common sense ! ) they have been blindly following and so now this article talks about the issues related to temporary bonding / debonding steps in 3-d stacking of wafers / dice !
The whole wafer bonding / debonding step that these European Labs & Suppliers are still going on about has been eliminated by US companies who are now making 3-d stacked chip products commercially with a radically different material set & process flow.
As we unveil EE Times’ 2015 Silicon 60 list, journalist & Silicon 60 researcher Peter Clarke hosts a conversation on startups in the electronics industry. Panelists Dan Armbrust (investment firm Silicon Catalyst), Andrew Kau (venture capital firm Walden International), and Stan Boland (successful serial entrepreneur, former CEO of Neul, Icera) join in the live debate.