Embedded Systems Conference
Breaking News
Newest First | Oldest First | Threaded View
Yang Zhiwei
User Rank
about reduction of layers, and other
Yang Zhiwei   2/22/2014 3:28:46 AM
Good summary! Just little complement. In my experience, for 1.0mm or smaller pitch BGA pin fanout, the maximum amount of reduction of layers due to blind-via or micro-via actually depends on the order of via though the increase of line space is more. For one order blind-via based on two times-laminate or one order micro-via from HDI, the amount of layer will reduces only only signal layer or a couple layers.

So,the cost-saving only from the reduction of layers usually is not enough to let HDI solution become cost-effictive. To effect of aspect ratio, it leverages as the PCB thickness is more than 3mm or more than 24 layers than 24 with 1.0 or less pitch BGA application.

For other application scenario, as well as double-side mirror layout the BGA such as memory devices to maximizing the space of layout.

User Rank
Blind vias
DU00000001   2/6/2014 11:45:00 AM
My own approach to blind vias was driven by another requirement:

we had to get a sensor module sealed from external humidity. As it is, tracks on the top layer do not work too well with an O-ring seal :(

The solution were blind vias - water tight without the additional costs for plugged vias.

Wish we had started with blind vias sooner (4-layer PCB) as it became clear very soon that they give you a lot of space to route on 2 layers not affected. If there is no requirement for full-blown supply/reference layers you can virtually have 2 independent 2-layer boards to route,

Will never again go without.

User Rank
Re: REDUCE COST???? Not likely
jhlewis   2/5/2014 3:56:50 PM
Thank you for your response. I agree completely with everything you stated in your response. The article is well written (other than the title), and addresses aspect ratio issues which are a significant issue with high density boards using microvias. The issues surrounding aspect ratio are not adequately addressed or explained in enough detail for the average PCB designer. Thank you for taking the time to respond.



User Rank
Re: REDUCE COST???? Not likely
PZHG   2/5/2014 3:49:15 PM
Hey Jeff,

Thanks for the comment! Like the article describes, using blind and buried vias can reduce your layer count and aspect ratio (just to name a few of the benefits), which can have a big cost impact on high layer count TH PCB. For the PCBs with 16- layers, HDI technology is probably not cost-effective, but when PCB layer count reaches 20+ I find that a) using small TH vias is limited by board aspect ratio and b) 1.00mm or bigger pitch BGAs are necessary for proper breakout. This leads to a larger PCB size, and Blind/Micro/Buried vias can play a role in reducing layer count and PCB size.

The cost model for HDI PCB is not as straightforward as TH PCB, as it is closely tied to HDI layer stack design and varies between boards having same layer count but different HDI layer stack. While HDI technology may be the most cost-effective option for a product, you're absolutely correct that the HDI technology itself is more expensive. I suppose a more accurate title would be "Cost-effective Options For High Layer Count TH PCBs That Use Blind, Buried and Micro Vias".

User Rank
REDUCE COST???? Not likely
jhlewis   2/5/2014 12:42:20 PM
FACT: Blind and buried via technology will NOT reduce board cost. It simply enables smaller board footprints to be manufactured that cannot otherwise be built using standard thru-hole technology.

Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

March 28 is Arduino Day -- Break Out the Party Hats!
Max Maxfield
Well, here's a bit of a conundrum. I just received an email from my chum David Ashton who hails from the "Unfinished Continent" Down Under. David's message was short and sweet; all he said ...

Bernard Cole

A Book For All Reasons
Bernard Cole
1 Comment
Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...

Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll