Breaking News
Comments
Newest First | Oldest First | Threaded View
Violoncelles
User Rank
Rookie
Re: Embedded DRAM
Violoncelles   9/4/2014 3:20:53 AM
NO RATINGS
IBM's eDRAM is a true one chip solution that doesn't need TSV.

DF0
User Rank
Rookie
Cherry-Picking Data
DF0   4/21/2014 7:17:04 PM
NO RATINGS
One issue with the poor scaling claim is that 16nm is really just a marketing term (at least at TSMC) for a 20nm process with FinFETs instead of planar transistors.  There's a small density improvement, but it's not really a true shrink. 

 

http://techon.nikkeibp.co.jp/english/NEWS_EN/20131213/322503/

 

He should just stick with comparing the scaling of 28nm vs. 20nm.

Or_Bach
User Rank
Rookie
Re: Embedded DRAM
Or_Bach   3/1/2014 9:56:04 PM
NO RATINGS
Zeno Semiconductor technology is now being ported to 28nm. Like always these things take longer than initially expected so it is not available for commercial use yet. It does not require a process change but it does require the use of one deep implant.

alex_m1
User Rank
CEO
Re: Embedded DRAM
alex_m1   3/1/2014 8:33:00 PM
NO RATINGS
Zvi, zeno completed a working prototype in 2009. Does it require process changes? Have someone already built it in a commerical offering ? have easic used it ?

Anyways, zeno is very interesting. best of luck with it .

Or_Bach
User Rank
Rookie
Re: Embedded DRAM
Or_Bach   3/1/2014 12:00:57 PM
NO RATINGS
Yes, there are some efforts like Intel eDRAM. Unfortunately TSV costs are still too high and Intel eDRAM is two chip solution as was presented in ISSCC2014.

I agree that "we all want a strong semiconductor industry". And  I believe that to achieve that we would need to adapt monolithic 3D technology. 

3D Guy
User Rank
Manager
Embedded DRAM
3D Guy   3/1/2014 9:40:12 AM
NO RATINGS
Intel was smart with bringing up eDRAM at 22nm for its high performance chips. With a 6F2-8F2 cell instead of a 100F2 SRAM, they can scale to smaller nodes cost effectively. Foundries are exploring 3D stacked DRAM with TSVs to reduce the amount of on die SRAM and allow scaling. Finfets improve SRAM cell size significantly. Between Finfets and 3D stacked TSV DRAM, scaling will hopefully continue for mobile - we all want a strong semiconductor industry.

Or_Bach
User Rank
Rookie
Re: The Title Doesn't Match the Content of the Article
Or_Bach   3/1/2014 4:20:10 AM
NO RATINGS
As the say prediction are tough and especially about the future. Yet we do know now what Intel have decided regarding their Fab 42, and there is information out there that ASML stop their work on 450 EUV. You are also welcome to check with Applied Materials what their back-log is indicating. At SolidState Jan 2014 you can find both an article titled: " new paradigm adjustments for capacity and equipment spending" and Randhir Thakur Executive Vice President, General Manager, Silicon Systems Group, Applied Materials, Inc. outlook for 2014: "our foundry/logic and memory customers that manufacture semiconductors are migrating from lithography-enabled 2D transistors and 2D NAND to materials-enabled 3D transistors and 3D NAND".

ScottenJ
User Rank
Rookie
Re: The Title Doesn't Match the Content of the Article
ScottenJ   3/1/2014 1:14:51 AM
NO RATINGS
I get the tie in but the article is really about shrinks slowing and the 450mm tie in is inferred at best. The title should state the main theme of the article and 450mm isn't the main theme. By the way, TSMC has said that based on what they are seeing the 20nm node will be their fastest ramp ever! All the major foundries are also gearing up for high volume FinFETs at the 16/14nm node late this year -early next year. There are cost issues at the leading edge but it hasn't slowed the adoption rate yet.

Or_Bach
User Rank
Rookie
Re: The Title Doesn't Match the Content of the Article
Or_Bach   2/28/2014 10:34:23 PM
NO RATINGS
Quoting: "this will dampen even further the transition to advanced nodes such as 20nm or 16/14nm!" - so we now have the "chicken and egg problem" - without enough volume moving to advance nodes vendor can't justify the investment in 450mm. And no one will invest develop and bring up 450nm for "old" nodes like 28nm. So yes if there is enough volume than vendor might take on the risk and the learning curve cost to bring up 450 mm so at a later time they could benefit the 450 mm potential 20%-30% reduction. But at this time it seem that more of the capex budget is allocated for old nodes - hence 450nm is being pushed-back  

 

ScottenJ
User Rank
Rookie
The Title Doesn't Match the Content of the Article
ScottenJ   2/28/2014 8:51:25 PM
NO RATINGS
I don't see how the content of the article is related to the title. 450mm offers a 20% to 30% reduction in cost per unit area and would be more important when scaling slows and wafer costs rise. That isn't to say I don't think 450mm is going to be delayed, but the problem in my view is that Intel was the biggest driver and their fabs are relatively empty now. 

The article is really about rising wafer costs and slowing scaling. 450mm would help with the first and is neutral to the second. You make some good poitns but they are unrelated to 450mm.

A more appropriate title would be something about wafer cost issues and the slowing of scaling.



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Oh, No! My Antique Analog Meter Has Twitched Its Last
Max Maxfield
6 comments
Well, life is certainly full of ups and downs, isn't it? When it comes to the antique analog meters I'm using in a number of my hobby projects, things appeared to be going swimmingly well, ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)